NDLI: A 60-GHz 16QAM 11Gbps direct-conversion transceiver in 65nm CMOS

Please wait, while we are loading the content...

2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)

2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)

17th Asia and South Pacific Design Automation Conference

GreenDroid: An architecture for the Dark Silicon Age

Accelerator-rich architectures: Implications, opportunities and challenges

A reconfigurable platform for the design and verification of domain-specific accelerators

Learning-based power management for multi-core processors via idle period manipulation

Memory access aware power gating for MPSoCs

Buffer minimization in pipelined SDF scheduling on multi-core platforms

A hierarchical C2RTL framework for FIFO-connected stream applications

Escape routing of differential pairs considering length matching

An any-angle routing method using quasi-Newton method

Linear optimal one-sided single-detour algorithm for untangling twisted bus

LEMAR: A novel length matching routing algorithm for analog and mixed signal circuits

An intelligent analysis of Iddq data for chip classification in very deep-submicron (VDSM) CMOS technology

CODA: A concurrent online delay measurement architecture for critical paths

Low-cost control flow error protection by exploiting available redundancies in the pipeline

JOP-plus - A processor for efficient execution of java programs extended with GALS concurrency

Detection and diagnosis of faulty quantum circuits

Approximate time functional simulation of resource-aware programming concepts for heterogeneous MPSoCs

Invasive manycore architectures

Engineering complex systems for health, security and the environment

Hardware prototyping of novel invasive multicore architectures

Invasive Computing for robotic vision

Abstract system-level models for early performance and power exploration

Virtual prototyping of Cyber-Physical Systems

Parallel discrete event simulation of Transaction Level Models

Post-silicon patching for verification/debugging with high-level models and programmable logic

Performance-driven register write inhibition in high-level synthesis under strict maximum-permissible clock latency range

An application classification guided cache tuning heuristic for multi-core architectures

Clock period minimization with minimum area overhead in high-level synthesis of nonzero clock skew circuits

Clock-constrained simultaneous allocation and binding for multiplexer optimization in high-level synthesis

An integrated and automated memory optimization flow for FPGA behavioral synthesis

EPIC: Efficient prediction of IC manufacturing hotspots with a unified meta-classification formulation

GNOMO: Greater-than-NOMinal Vdd operation for BTI mitigation

Tier-adaptive-voltage-scaling (TAVS): A methodology for post-silicon tuning of 3D ICs

Body bias clustering for low test-cost post-silicon tuning

Bug localization techniques for effective post-silicon validation

Improving validation coverage metrics to account for limited observability

Automated data analysis techniques for a modern silicon debug environment

Security Enhanced Linux on embedded systems: A hardware-accelerated implementation

Optimizing test-generation to the execution platform

When to forget: A system-level perspective on STT-RAMs

Write-activity-aware page table management for PCM-based embedded systems

Probabilistic design in spintronic memory and logic circuit

Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device

Block-level 3D IC design with through-silicon-via planning

Micro-bump assignment for 3D ICs using order relation

Through-silicon-via-induced obstacle-aware clock tree synthesis for 3D ICs

Parallel implementation of R-trees on the GPU

An adaptive LU factorization algorithm for parallel circuit simulation

PRR: A low-overhead cache replacement algorithm for embedded processors

Predictor-corrector latency insertion method for fast transient analysis of ill-constructed circuits

Crosstalk-aware statistical interconnect delay calculation

Fast floating random walk algorithm formulti-dielectric capacitance extraction with numerical characterization of Green's functions

Challenges and opportunities of internet of things

Application specific sensor node architecture optimization—Experiences from field deployments

System-wide profiling and optimization with virtual machines

Power optimization of wireless video sensor nodes in M2M networks

A multi-Vdd dynamic variable-pipeline on-chip router for CMPs

ARB-NET: A novel adaptive monitoring platform for stacked mesh 3D NoC architectures

Memory-aware mapping and scheduling of tasks and communications on many-core SoC

Incremental power network analysis using backward random walks

A fast thermal aware placement with accurate thermal analysis based on Green function

Crosstalk-aware power optimization with multi-bit flip-flops

Topology-aware buffer insertion and GPU-based massively parallel rerouting for ECO timing optimization

Voltage island-driven floorplanning considering level shifter placement

Relaxed synchronization technique for speeding-up the parallel simulation of multiprocessor systems

Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs

An optimizing compiler for out-of-order parallel ESL simulation exploiting instance isolation

A 60-GHz 16QAM 11Gbps direct-conversion transceiver in 65nm CMOS

A 120-mV input, fully integrated dual-mode charge pump in 65-nm CMOS for thermoelectric energy harvester

CMA-2 : The second prototype of a low power reconfigurable accelerator

Complexity-effective Hilbert-Huang transform (HHT) IP for embedded real-time applications

Implementation of a perpendicular MTJ-based read-disturb-tolerant 2T-2R nonvolatile TCAM based on a reversed current reading scheme

Energy-efficient RISC design with on-demand circuit-level timing speculation

A 60mW baseband SoC for CMMB receiver

Thermal-aware power network design for IR drop reduction in 3D ICs

Proximity-Aware cache Replication

Dynamic reusability-based replication with network address mapping in CMPs

Hungarian algorithm based virtualization to maintain application timing similarity for defect-tolerant NoC

Using link-level latency analysis for path selection for real-time communication on NoCs

A semi-formal min-cost buffer insertion technique considering multi-mode multi-corner timing constraints

ECO timing optimization with negotiation-based re-routing and logic re-structuring using spare cells

Clock rescheduling for timing engineering change orders

Optimal prescribed-domain clock skew scheduling

Fast simulation of hybrid CMOS and STT-MTJ circuits with identified internal state variables

Time-domain performance bound analysis of analog circuits considering process variations

The feasibility of Carbon Nanotubes for power delivery in 3-D Integrated Circuits

Hierarchical graph reduction approach to symbolic circuit analysis with data sharing and cancellation-free properties

Weakly nonlinear circuit analysis based on fast multidimensional inverse Laplace transform

A reference-free on-chip timing jitter measurement circuit using self-referenced clock and a cascaded time difference amplifier in 65nm CMOS

Simultaneous data and power transmission using nested clover coils

Complexity-effective auditory compensation with a controllable filter for digital hearing aids

A Progressive Mixing 20GHz ILFD with wide locking range for higher division ratios

A 16Gb/s area-efficient LD driver with interwoven inductor in a 0.18µm CMOS

A PVT-robust feedback class-C VCO using an oscillation swing enhancement technique

A single-routing layered LDPC decoder for 10Gbase-T Ethernet in 130nm CMOS

Automatic timing granularity adjustment for host-compiled software simulation

Performance estimation of embedded software with confidence levels

Verifying dynamic power management schemes using statistical model checking

Formal methods for coverage analysis of architectural power states in power-managed designs

The impact of hot carriers on timing in large circuits

A learning-based autoregressive model for fast transient thermal analysis of chip-multiprocessors

An Efficient Hamiltonian-cycle power-switch routing for MTCMOS designs

On-chip statistical hot-spot estimation using mixed-mesh statistical polynomial expression generating and skew-normal based moment matching techniques

Design techniques for functional-unit power gating in the Ultra-Low-Voltage region

Post-fabrication reconfiguration for power-optimized tuning of optically connected multi-core systems

GLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing

Charge replacement in hybrid electrical energy storage systems

Prospects of active cooling with integrated super-lattice based thin-film thermoelectric devices for mitigating hotspot challenges in microprocessors

Nano-Electro-Mechanical (NEM) relays and their application to FPGA routing

Capturing the phantom of the power grid - on the runtime adaptive techniques for noise reduction

Post silicon skew tuning: Survey and analysis

Compilation and architecture support for customized vector instruction extension

Thread affinity mapping for irregular data access on shared Cache GPGPU

Modular scheduling of distributed heterogeneous time-triggered automotive systems

RAISE: Reliability-Aware Instruction SchEduling for unreliable hardware

On-line leakage-aware energy minimization scheduling for hard real-time systems

An ILP-based obstacle-avoiding routing algorithm for pin-constrained EWOD chips

A formal approach to debug polynomial datapath designs

Automated debugging of counterexamples in formal verification of pipelined microprocessors

On error tolerance and Engineering Change with Partially Programmable Circuits

On error modeling of electrical bugs for post-silicon timing validation

Hybrid lithography optimization with E-Beam and immersion processes for 16nm 1D gridded design

Design-patterning co-optimization of SRAM robustness for double patterning lithography

Efficient pattern relocation for EUV blank defect mitigation

Character design and stamp algorithms for Character Projection Electron-Beam Lithography

Yield enhancement for 3D-stacked ICs: Recent advances and challenges

Yield-aware time-efficient testing and self-fixing design for TSV-based 3D ICs

A Look Up Table design with 3D bipolar RRAMs

On test and repair of 3D random access memory

Design for manufacturability and reliability for TSV-based 3D ICs

The synthesis of linear Finite State Machine-based Stochastic Computational Elements

Selective time borrowing for DSP pipelines with hybrid voltage control loop

EPROF: An energy/performance/reliability optimization framework for streaming applications

BTI-aware design using variable latency units

Linear decomposition of index generation functions

Fixed-point accuracy analysis of datapaths with mixed CORDIC and polynomial computations

Algorithm for synthesizing design context-aware fast carry-skip adders

Low power memristor-based ReRAM design with Error Correcting Code

Robust and resilient designs from the bottom-up: Technology, CAD, circuit, and system issues

A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k×2k H.264/AVC video encoder

Fine-grained dynamic voltage scaling on OLED display

A reconfigurable accelerator for neuromorphic object recognition

Efficient implementation of multi-moduli architectures for Binary-to-RNS conversion

Synthesis of reversible circuits with minimal lines for large functions

Accelerated processing and the Fusion System Architecture

Platform characterization for Domain-Specific Computing

16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)

2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)

2009 Asia and South Pacific Design Automation Conference

2008 Asia and South Pacific Design Automation Conference

2007 Asia and South Pacific Design Automation Conference

Asia and South Pacific Conference on Design Automation, 2006.

Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)

Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.

Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design

Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455)

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198)

Proceedings of 1998 Asia and South Pacific Design Automation Conference

Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference

Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair

A 60-GHz 16QAM 11Gbps direct-conversion transceiver in 65nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Minami, R. Asada, H. Musa, A. Sato, T. Ning Li Yamaguchi, T. Takeuchi, Y. Chiavipas, W. Okada, K. Matsuzawa, A.
Copyright Year	2012
Description	Author affiliation: Dept. Physical Electronics, Tokyo Institute of Technology, Japan (Minami, R.; Asada, H.; Musa, A.; Sato, T.; Ning Li; Yamaguchi, T.; Takeuchi, Y.; Chiavipas, W.; Okada, K.; Matsuzawa, A.)
Abstract	This paper presents a 60-GHz direct-conversion transceiver using 60-GHz quadrature oscillators. The 65nm CMOS transceiver realizes the IEEE802.15.3c full-rate wireless communication for every 16QAM/8PSK/QPSK/BPSK mode. The maximum data rates with an antenna built in a package are 8 Gbps in QPSK mode and 11 Gbps in 16QAM mode within a BER of < $10^{−3}.$ The transceiver consumes 186mW while transmitting, and 106mW while receiving. The PLL also consumes 66mW.
Starting Page	467
Ending Page	468
File Size	177192
Page Count	2
File Format	PDF
ISBN	9781467307703
ISSN	21536961
e-ISBN	9781467307727
DOI	10.1109/ASPDAC.2012.6164993
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-01-30
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transceivers Mixers Phase locked loops Gain Frequency measurement Phase shift keying Oscillators
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in