NDLI: An enhanced leakage-aware scheduler for dynamically reconfigurable FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Jen-Wei Hsieh Yuan-Hao Chang Wei-Li Lee
Copyright Year	2011
Description	Author affiliation: Department of Electronic Engineering, National Taipei University of Technology, Taipei 106, Taiwan (Yuan-Hao Chang) \|\| Department of Computer Science and Information Engineering, National Taiwan University of Science and Technology, Taipei 106, Taiwan (Jen-Wei Hsieh; Wei-Li Lee)
Abstract	The FPGAs (Field-Programmable Gate Array) are popular in hardware designs and even hardware/software co-designs. Due to the advance of manufacturing technologies, leakage power has become an important issue in the design of modern FPGAs. In particular, the partially dynamical reconfigurable FP-GAs allow the latency between FPGA reconfiguration and task execution for the performance consideration. However, this latency introduces unnecessary leakage power called leakage waste. In this work, we propose a leakage-aware scheduling algorithm to minimize the leakage waste without increasing the schedule length of tasks. In this algorithm, a priority dispatcher with a split-aware placement is proposed to reduce the scheduling complexity with considering the hardware constraints of FPGAs. A series of experiments based on synthetic designs demonstrates that the proposed algorithm could effectively reduce leakage waste with limited sacrifices on the task schedulability.
Starting Page	661
Ending Page	667
File Size	288890
Page Count	7
File Format	PDF
ISBN	9781424475155
ISSN	21536961
e-ISBN	9781424475162
DOI	10.1109/ASPDAC.2011.5722270
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-01-25
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Schedules Hardware Scheduling algorithm Programmable logic arrays Logic gates Job shop scheduling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs

Post-placement leakage optimization for partially dynamically reconfigurable FPGAs

An enhanced leakage-aware scheduler for dynamically reconfigurable FPGAs

Leakage and performance aware resource management for 2D dynamically reconfigurable FPGA architectures

An ettective dynamic scheduler tor reconfigurable high speed computing system

Dynamic hardware multiplexing: improving adaptability with a run time reconfiguration manager

PaRA-Sched: A Reconfiguration-Aware Scheduler for Reconfigurable Architectures

Post-placement leakage optimization for partially dynamically reconfigurable FPGAs

DRAFT: Flexible interconnection network for dynamically reconfigurable architectures

An enhanced leakage-aware scheduler for dynamically reconfigurable FPGAs

Similar Documents

A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs

Post-placement leakage optimization for partially dynamically reconfigurable FPGAs

An enhanced leakage-aware scheduler for dynamically reconfigurable FPGAs

Leakage and performance aware resource management for 2D dynamically reconfigurable FPGA architectures

An ettective dynamic scheduler tor reconfigurable high speed computing system

Dynamic hardware multiplexing: improving adaptability with a run time reconfiguration manager

PaRA-Sched: A Reconfiguration-Aware Scheduler for Reconfigurable Architectures

Post-placement leakage optimization for partially dynamically reconfigurable FPGAs

DRAFT: Flexible interconnection network for dynamically reconfigurable architectures

An enhanced leakage-aware scheduler for dynamically reconfigurable FPGAs