NDLI: Reusable embedded in-circuit emulator

Please wait, while we are loading the content...

2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)

2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC)

17th Asia and South Pacific Design Automation Conference

16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)

2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)

2009 Asia and South Pacific Design Automation Conference

2008 Asia and South Pacific Design Automation Conference

2007 Asia and South Pacific Design Automation Conference

Asia and South Pacific Conference on Design Automation, 2006.

Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)

Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003.

Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design

Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455)

Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455)

A vector-pipeline DSP for low-rate videophones

A high-speed PLA using array logic circuits with latch sense amplifiers and a charge sharing scheme

Multi-hit time-to-digital converter VLSI for high-energy physics experiments

High-speed FIR digital filter with CSD coefficients implemented on FPGA

Single chip 3D rendering engine integrating embedded DRAM frame buffer and hierarchical octet tree (MOT) array processor with bandwidth amplification

A dynamically reconfigurable hardware-based cipher chip

Test circuits for substrate noise evaluation in CMOS digital ICs

Realtime wavelet video coder based on reduced memory accessing

A prototype chip of multicontext FPGA with DRAM for virtual hardware

A single-inductor dual-output integrated DC/DC boost converter for variable voltage scheduling

A smart position sensor for 3-D measurement

Parameterized MAC unit implementation

A parallel vector quantization processor featuring an efficient search algorithm for real-time motion picture compression

An 8-b nRERL microprocessor for ultra-low-energy applications

Design and implementation of JPEG encoder IP core

A real-time 64-monosyllable recognition LSI with learning mechanism

Reusable embedded in-circuit emulator

Flexible processor based on full-adder/D-flip-flop merged module

Development of PPRAM-link interface (PLIF) IP core for high-speed inter-SoC communication

Correlation method of circuit-performance and technology fluctuations for improved design reliability

Realization of semiconductor device synthesis with the parallel genetic algorithm

Precise extraction of ultra deep submicron interconnect parasitics with parameterized 3D-modeling

Compiling SpecC for simulation

Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures

A higher level system communication model for object-oriented specification and design of embedded systems

Dataflow specification for system level synthesis of 3D graphics applications

The multiple variable order problem for binary decision diagrams: theory and practical application

Application of linearly transformed BDDs in sequential verification

A new partitioning scheme for improvement of image computation

An efficient design-for-verification technique for HDLs

Reducing bus delay in submicron technology using coding

Optimal spacing and capacitance padding for general clock structures

Provably good global buffering by multiterminal multicommodity flow approximation

Construction of minimal delay Steiner tree using two-pole delay model

New graph bipartizations for double-exposure, bright field alternating phase-shift mask layout

Hierarchical dummy fill for process uniformity

Modeling and forecasting of manufacturing variations

A C-based synthesis system, Bach, and its application

Area/delay estimation for digital signal processor cores

An RTL design-space exploration method for high-level applications

Equivalence checking of integer multipliers

Addressing verification bottlenecks of fully synthesized processor cores using equivalence checkers

An efficient solution to the storage correspondence problem for large sequential circuits

A 3-step approach for performance-driven whole-chip routing

Efficient minimum spanning tree construction without Delaunay triangulation [VLSI CAD]

Memory-efficient interconnect optimization

Balanced truncation with spectral shaping for RLC interconnects

An optimum fitting algorithm for generation of reduced-order models

A virtual 3-D multipole accelerated extractor for VLSI parasitic interconnect capacitance

On the minimization of SOPs for bi-decomposable functions

Finding an optimal functional decomposition for LUT-based FPGA synthesis

Practical logic synthesis for CPLDs and FPGAs with PLA-style logic blocks

A new technology mapping for CPLD under the time constraint

Power optimization and management in embedded systems

Low power techniques for address encoding and memory allocation

Investigating the effect of voltage-switching on low-energy task scheduling in hard real-time systems

The Tangram framework: asynchronous circuits for low power

Imprecise data computation for high performance asynchronous processors

A pipelined ADC macro design for multiple applications

A dynamically phase adjusting PLL with a variable delay

Device-level placement for analog layout: an opportunity for non-slicing topological representations

A mixed-signal simulator for VHDL-AMS

Low power design challenges for the decade

An on-chip 96.5% current efficiency CMOS linear regulator

Reducing cache energy through dual voltage supply

Trace-driven system-level power evaluation of system-on-a-chip peripheral cores

Towards the logic defect diagnosis for partial-scan designs

GF(2/sup p/) cellular automata as a built in self test structure

Processor-programmable memory BIST for bus-connected embedded memories

A DFT method for RTL circuits to achieve complete fault efficiency based on fixed-control testability

Timed circuits: a new paradigm for high-speed design

Conformance and mirroring for timed asynchronous circuits

Formal verification of pulse-mode asynchronous circuits

A statistical static timing analysis considering correlations between delays

Post-layout transistor sizing for power reduction in cell-based design

An efficient quasi-multiple medium algorithm for the capacitance extraction of actual 3-D VLSI interconnects

Improved crosstalk modeling for noise constrained interconnect optimization

KSim: a stable and efficient RKC simulator for capturing on-chip inductance effect

An efficient analytical model of coupled on-chip RLC interconnects

RSA cryptosystem design based on the Chinese remainder theorem

Speech recognition chip for monosyllables

Low power implementation of a turbo-decoder on programmable architectures

Area-efficient and reusable VLSI architecture of decision feedback equalizer for QAM modem

New directions in compiler technology for embedded systems

Optimized address assignment for DSPs with SIMD memory accesses

A formal approach to component based development of synchronous programs

Synthesis of four-phase asynchronous control circuits from pipeline dependency graphs

High-level design for asynchronous logic

Eliminating isochronic-fork constraints in quasi-delay-insensitive circuits

Design technology productivity in the DSM era

LEneS: task scheduling for low-energy systems using variable supply voltage processors

A system level memory power optimization technique using multiple supply and threshold voltages

Low-power high-level synthesis using latches

Functional extension of structural logic optimization techniques

Improved alternative wiring scheme applying dominator relationship

Design rewiring based on diagnosis techniques

Design for testability strategies using full/partial scan designs and test point insertions to reduce test application times

A computer aided engineering system for memory BIST

Synthesis of single-output space compactors with application to scan-based IP cores

Slicing floorplan with clustering constraints

VLSI floorplanning with boundary constraints based on corner block list

Module placement with boundary constraints using the sequence-pair representation

FAST-SP: a fast algorithm for block placement based on sequence pair

Toward better wireload models in the presence of obstacles

A fast and accurate delay estimation method for buffered interconnects

On-chip interconnections: impact of adjacent lines on timing

Short circuit power estimation of static CMOS circuits

A novel network node architecture for high performance and function flexibility

Virtual Java/FPGA interface for networked reconfiguration

Coarse grain reconfigurable architectures

Efficient global fanout optimization algorithms

Timing driven gate duplication in technology independent phase

On speeding up extended finite state machines using catalyst circuitry

Integrated power supply planning and floorplanning

Post-layout timing-driven cell placement using an accurate net length model with movable Steiner points

VLSI block placement using less flexibility first principles

A new congestion-driven placement algorithm based on cell inflation

Cell selection from technology libraries for minimizing power

Low power optimization technique for BDD mapped circuits

Accurate exploration of timing and area trade-offs in arithmetic optimization using carry-save-adders

RPack: routability-driven packing for cluster-based FPGAs

Power minimization in LUT-based FPGA technology mapping

Combinatorial routing analysis and design of universal switch blocks

Automated synthesis of pipelined designs on FPGAs for signal and image processing applications described in MATLAB(R)

Effectiveness of the ASIP design system PEAS-III in design of pipelined processors

High-level specification and efficient implementation of pipelined circuits

High-level synthesis under multi-cycle interconnect delay

Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)

Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198)

Proceedings of 1998 Asia and South Pacific Design Automation Conference

Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference

Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair

Reusable embedded in-circuit emulator

Content Provider	IEEE Xplore Digital Library
Author	Ing-Jer Huang Hsin-Ming Chen Chung-Fu Kao
Copyright Year	2001
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Nat. Sun Yat-Sen Univ., Kaohsiung, Taiwan (Ing-Jer Huang)
Abstract	In this paper, we introduce the Reusable Embedded In-Circuit Emulator (EICE) and Reusable EICE development system. The main functions of the EICE we designed are testing and debugging. The architecture of EICE is reusable and based on the IEEE 1149.1 boundary scan architecture. The EICE development system can help EICE to reduce the development time for a microcontroller/microprocessor. We implemented EICE in ASIC and FPGA formats and the development system had been demonstrated in two microcontroller.
Sponsorship	IEEE Circuits & Syst. Soc.
Starting Page	33
Ending Page	34
File Size	287200
Page Count	2
File Format	PDF
ISBN	0780366336
DOI	10.1109/ASPDAC.2001.913275
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-02-02
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ice Field programmable gate arrays Microprocessors Circuit testing Switches Debugging Microcontrollers Clocks Application specific integrated circuits Control systems
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in