NDLI: Code design and decoding methods for burst error locating codes

Please wait, while we are loading the content...

2015 IEEE 21st Pacific Rim International Symposium on Dependable Computing (PRDC)

2014 IEEE 20th Pacific Rim International Symposium on Dependable Computing

2013 IEEE 19th Pacific Rim International Symposium on Dependable Computing

2012 IEEE 18th Pacific Rim International Symposium on Dependable Computing

2011 IEEE 17th Pacific Rim International Symposium on Dependable Computing

2010 IEEE 16th Pacific Rim International Symposium on Dependable Computing

2009 15th IEEE Pacific Rim International Symposium on Dependable Computing

2008 14th IEEE Pacific Rim International Symposium on Dependable Computing

13th Pacific Rim International Symposium on Dependable Computing (PRDC 2007)

2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06)

11th Pacific Rim International Symposium on Dependable Computing (PRDC'05)

Proceedings. 11th Pacific Rim International Symposium on Dependable Computing

11th Pacific Rim International Symposium on Dependable Computing - Copyright

Message from the General and Program Chairs

Dependable computing in the context of mobility, nomadicity, ubiquity, and pervasiveness

Why do software projects fail? Reasons and a solution using a Bayesian classifier to predict potential risk

Sigma: a fault-tolerant mutual exclusion algorithm in dynamic distributed systems subject to process crashes and memory losses

Intersecting sets: a basic abstraction for asynchronous agreement problems

Decision optimal early-stopping k-set agreement in synchronous systems prone to send omission failures

Privacy-preserving Bayesian network structure learning on distributed heterogeneous data

Simultaneous simulation of alternative system configurations

Availability assessment of SunOS/Solaris Unix systems based on syslogd and wtmpx log files: A case study

On-chip debugging-based fault emulation for robustness evaluation of embedded software components

Bayesian networks modeling for software inspection effectiveness

Application-based metrics for strategic placement of detectors

A hardware approach to concurrent error detection capability enhancement in COTS processors

Optimal fault-tolerant routing scheme for generalized hypercube

High-order syndrome testing for VLSI circuits

A new BIST solution for system-on-chip

A failure-aware model for estimating and analyzing the efficiency of Web services compositions

Code design and decoding methods for burst error locating codes

An evaluation of the virtual router redundancy protocol extension with load balancing

Formal development of software for tolerating transient faults

On the fully-informed communication-induced checkpointing protocol

Optimal choice of checkpointing interval for high availability

An improved scheme of index-based checkpointing

Compression/scan co-design for reducing test data volume, scan-in power dissipation and test application time

Partitioned cache shadowing for deep sub-micron (DSM) regime

Proxy cryptography for secure inter-domain information exchanges

Anomaly detection with high deviations for system security

A multi-faceted approach towards spam-resistible mail

A virtual modeling and a fast algorithm for grid service reliability

Research on architecture and design principles of COTS components based generic fault-tolerant computer

Bi-objective model for test-suite reduction based on modified condition/decision coverage

A reliable routing algorithm based on fuzzy applicability of F sets in MANET

An efficient approach to tolerating route errors in mobile ad hoc networks

A novel approach to kernel construction of China bridge CA

Optimizing service strategy for systems with deferred repair

Trust-enhanced alteration scenario for universal computer

Mining alarm database of telecommunication network for alarm association rules

On automating failure mode analysis and enhancing its integrity

A novel R/sup 2/-FLC dynamic buffer size tuner to support time-critical applications over the Internet by improving logical channel fault tolerance to shorten roundtrip time

Design of defect tolerant Wallace multiplier

Resilient state machine replication

Contribution of controller area networks controllers to masquerade failures

Local repair mechanisms for on-demand routing in mobile ad hoc networks

Centralized surveillance of unused address space by using virtual networks

A distributed location service for reducing query failures in geographic ad hoc routing

Server protection through dynamic patching

Detection of malicious transactions in DBMS

Dynamic window-based adaptive fault monitoring for ubiquitous computing systems

Research on control flags-based weighted authentication trustworthiness model

Towards push-of-a-button stability verification for discrete-time hybrid systems

Reliability prediction and assessment of fielded software based on multiple change-point models

A note on a simple equivalence between round-based synchronous and asynchronous models

Neural network based on dynamic tunneling technique for weather forecast

FPGA authentication header (AH) implementation for Internet appliances

Development of dependable real-time systems with Zerberus

10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings.

2002 Pacific Rim International Symposium on Dependable Computing, 2002. Proceedings.

Proceedings 2001 Pacific Rim International Symposium on Dependable Computing

Proceedings. 2000 Pacific Rim International Symposium on Dependable Computing

Proceedings 1999 Pacific Rim International Symposium on Dependable Computing

Code design and decoding methods for burst error locating codes

Content Provider	IEEE Xplore Digital Library
Author	Kitakami, M. Sano, J.
Copyright Year	2005
Description	Author affiliation: Fac. of Eng., Chiba Univ., Japan (Kitakami, M.)
Abstract	Error locating code, a class of error control codes, can indicate the location of the error and is useful to fault diagnosis in computer systems and reduction of the retransmission cost in communication systems. The authors proposed two types of burst error locating codes called B/sub 1/EL codes and SEC-B/sub 1/EL codes. Since single-hit errors are more probable than burst errors, the latter codes having single-bit error correction capability are practical. However, the code length of the existing SEC-B/sub 1/EL code is not long. This paper proposes efficient SEC-B/sub 1/EL codes having longer code length. The proposed code is obtained from a parity check matrix of burst error connecting codes. The number of the frames in the proposed SEC-B/sub 1/EL codes increases as the codelength increases, while that in the existing SEC-B/sub 1/EL codes infixed. This also proposes both parallel and serial decoding methods of the proposed code in order to apply this code to both computer and communication systems. The parallel decoder is implemented by hardware description language and its circuit area is evaluated. Code evaluation says that the code length of the proposed code is about 1.1 times as long as that of the existing code and that decoder circuit area of the proposed code is 20 to 40 percent of that of burst error correcting Fire code.
File Size	4712826
File Format	PDF
ISBN	0769524923
DOI	10.1109/PRDC.2005.24
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-12
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design methodology Decoding Computer errors Error correction codes Circuits Error correction Fault diagnosis Costs Parity check codes Joining processes
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in