NDLI: Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic

Content Provider	IEEE Xplore Digital Library
Author	Tin Wai Kwan Shams, M.
Copyright Year	2005
Description	Author affiliation: Dept. of Electron., Carleton Univ., Ottawa, Ont., Canada (Tin Wai Kwan; Shams, M.)
Abstract	This paper introduces the implementation of multi-GHz power-aware asynchronous pipelined circuits in MOS current-mode logic (MCML). The C-element and double-edge-triggered flip-flop are implemented in MCML and used in the so-called micropipeline circuits. An input data detector is proposed to put the inactive combinational logic into sleep mode. The effects of different layout techniques on the performance and power dissipation of an MCML FIFO are also investigated. Based on post-layout simulation results in a standard 0.18 /spl mu/m CMOS technology, an asynchronous MCML four-stage FIFO demonstrates a throughput of 4 GHz while dissipating 3.7 mW. The MCML C-element dissipates up to 4/spl times/ less power compared to its conventional static counterpart at the same throughput of 1.9 GHz. The asynchronous MCML pipelined four-bit carry-look ahead adder with power-saving mechanism reduces the power dissipation by 32% compared to the one without the power-saving mechanism. The power overhead of the input data detector is only 0.23 mW. The input data detector shuts off the stage power in 2 ns and restores the stage in 150 ps after the presence of the new input.
Starting Page	23
Ending Page	32
File Size	543331
Page Count	10
File Format	PDF
ISBN	0769523056
ISSN	15228681
DOI	10.1109/ASYNC.2005.19
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-03-14
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic design Logic circuits Detectors Power dissipation CMOS technology Throughput Flip-flops CMOS logic circuits Circuit simulation Adders
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multi-GHz energy-efficient asynchronous pipelined circuits in MOS Current Mode Logic

Design of multi-GHz asynchronous pipelined circuits in MOS current-mode logic

Low power Multi-Threshold MOS Current Mode Logic asynchronous pipeline circuits

Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme

An 800 MHz 1-micron CMOS pipelined 8-bit adder using true single-phase logic-flip-flops

Power consumption and performance of low-voltage bit-serial adders

Performance of CMOS current mode full adders

3.3-V BiCMOS current-mode logic circuits for high-speed adders

Power-gating-aware high-level synthesis

Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic

Similar Documents

Multi-GHz energy-efficient asynchronous pipelined circuits in MOS Current Mode Logic

Design of multi-GHz asynchronous pipelined circuits in MOS current-mode logic

Low power Multi-Threshold MOS Current Mode Logic asynchronous pipeline circuits

Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme

An 800 MHz 1-micron CMOS pipelined 8-bit adder using true single-phase logic-flip-flops

Power consumption and performance of low-voltage bit-serial adders

Performance of CMOS current mode full adders

3.3-V BiCMOS current-mode logic circuits for high-speed adders

Power-gating-aware high-level synthesis

Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic