NDLI: Computer aided design system for VLSI interconnections

Content Provider	IEEE Xplore Digital Library
Author	Rozenblit, J.W. Prince, J.L. Palusinski, O.A. Whipple, T.D.
Copyright Year	1989
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Arizona Univ., Tucson, AZ, USA (Rozenblit, J.W.; Prince, J.L.; Palusinski, O.A.; Whipple, T.D.)
Abstract	A simulation environment for prediction of electrical characteristics of integrated circuit packaging structures is described. The simulation shell, Packaging Design Support Environment (PDSE), integrates tools for modeling and simulation of electrical characteristics in VLSI packages. It also provides facilities for supporting design of VLSI packages. Two simulation tools model inductance and capacitance for multiconductor, multidielectric, two-dimensional structures with lossy dielectrics. Another accepts the L and C matrices and computes pulse response characteristics of uniform multiple, coupled, lossless transmission lines which are terminated at discrete points with R, L, and C elements. The design process in PDSE proceeds in three major phases: modeling, simulation, and evaluation. These processes are interactive and allow the designer to refine a design model, modify simulation experiments, and apply various evaluation processes.<>
Starting Page	237
Ending Page	241
File Size	434058
Page Count	5
File Format	PDF
ISBN	0818619716
DOI	10.1109/ICCD.1989.63363
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-10-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Computational modeling Circuit simulation Integrated circuit packaging Electric variables Dielectric losses Integrated circuit interconnections Predictive models Inductance Capacitance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Packaging design support environment-a simulation system for analysis of VLSI interconnects

Towards a VLSI packaging design support environment (PDSE); concepts and implementation

Parameterized Interconnect Modeling and Simulation in VLSI Design Considering Variations

Multiobjective optimization of VLSI interconnect parameters

Modeling VLSI Interconnections For Cross-talk Simulation

Neighbourhood problem in interconnection capacitance modeling

When should on-chip inductance modeling become necessary for VLSI timing analysis?

Computation of transients in lossy VLSI packaging interconnections

Interconnect modeling and design in high-speed VLSI/ULSI systems

Computer aided design system for VLSI interconnections

Similar Documents

Packaging design support environment-a simulation system for analysis of VLSI interconnects

Towards a VLSI packaging design support environment (PDSE); concepts and implementation

Parameterized Interconnect Modeling and Simulation in VLSI Design Considering Variations

Multiobjective optimization of VLSI interconnect parameters

Modeling VLSI Interconnections For Cross-talk Simulation

Neighbourhood problem in interconnection capacitance modeling

When should on-chip inductance modeling become necessary for VLSI timing analysis?

Computation of transients in lossy VLSI packaging interconnections

Interconnect modeling and design in high-speed VLSI/ULSI systems

Computer aided design system for VLSI interconnections