NDLI: A unified method for iterative computation of modular multiplication and reduction operations

Content Provider	IEEE Xplore Digital Library
Author	Freking, W.L. Parhi, K.K.
Copyright Year	1999
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA (Freking, W.L.)
Abstract	In this paper, a unified methodology is introduced for the computation of modular multiplication and reduction operations, which are fundamental to numerous public-key cryptography systems. First, a general theory is presented which aides the construction of arbitrary most-significant-digit first and least-significant-digit first iterative modular reduction methods. Utilizing this foundation, new methods are presented which are not premised in division techniques. The resultant class of algorithmic techniques, which we dub iterative residue accumulation (IRA) methods, are robust, accommodating general radixes. Furthermore, forms supporting both most-significant-digit or least-significant-digit first evaluation are presented. Significantly, in comparison to earlier methods, IRA effectively replaces quotient-digit evaluation and quotient-modulus multiplication steps encountered in techniques such as Montgomery's method with a single-step residue evaluation, thereby permitting efficiency improvements. Forms suitable for either lookup or multiplication-based evaluation are explored. Precomputation overhead is minimal and the methods are suitable for VLSI implementation.
Starting Page	80
Ending Page	87
File Size	235439
Page Count	8
File Format	PDF
ISBN	076950406X
ISSN	10636404
DOI	10.1109/ICCD.1999.808395
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-10-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Iterative methods Cryptography Iterative algorithms Modular construction Very large scale integration Wireless communication Smart cards Communication system security Algorithm design and analysis Table lookup
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

New iterative algorithms and architectures of modular multiplication for cryptography

A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem

A radix-4 modular multiplication hardware algorithm efficient for iterative modular multiplications

General modular multiplication by block multiplication and table lookup

A pipelined architecture of fast modular multiplication for RSA cryptography

A radix-4 modular multiplication hardware algorithm for modular exponentiation

VLSI array algorithms and architectures for RSA modular multiplication

A New Algorithm for High-Speed Modular Multiplication Design

A novel hardware algorithm for residue evaluation

A unified method for iterative computation of modular multiplication and reduction operations

Similar Documents

New iterative algorithms and architectures of modular multiplication for cryptography

A VLSI architecture of fast high-radix modular multiplication for RSA cryptosystem

A radix-4 modular multiplication hardware algorithm efficient for iterative modular multiplications

General modular multiplication by block multiplication and table lookup

A pipelined architecture of fast modular multiplication for RSA cryptography

A radix-4 modular multiplication hardware algorithm for modular exponentiation

VLSI array algorithms and architectures for RSA modular multiplication

A New Algorithm for High-Speed Modular Multiplication Design

A novel hardware algorithm for residue evaluation

A unified method for iterative computation of modular multiplication and reduction operations