NDLI: Multi — Input residue arithmetic utilizing read — Only associative memory

Please wait, while we are loading the content...

2015 IEEE 22nd Symposium on Computer Arithmetic

2013 IEEE 21st Symposium on Computer Arithmetic

2011 IEEE 20th Symposium on Computer Arithmetic

2009 19th IEEE Symposium on Computer Arithmetic

18th IEEE Symposium on Computer Arithmetic (ARITH '07)

17th IEEE Symposium on Computer Arithmetic (ARITH'05)

Proceedings 2003 16th IEEE Symposium on Computer Arithmetic

Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001

Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336)

Proceedings 13th IEEE Sympsoium on Computer Arithmetic

Proceedings of the 12th Symposium on Computer Arithmetic

Proceedings of IEEE 11th Symposium on Computer Arithmetic

[1991] Proceedings 10th IEEE Symposium on Computer Arithmetic

Proceedings of 9th Symposium on Computer Arithmetic

1987 IEEE 8th Symposium on Computer Arithmetic (ARITH)

1985 IEEE 7th Symposium on Computer Arithmetic (ARITH)

Conference Committee

History of IEEE meetings on computer arithmetic [1969-1985]

Table of contents

Some optimal schemes for ALU implementation in VLSI technology

Regular, area-time efficient carry-lookahead adders

A multioperand two's complement addition algorithm

Improved normalization results for digit on-line arithmetic

Efficient serial-parallel arrays for multiplication and addition

Design of a fast inner product processor

Design for a recursive parallel multiplier

A division algorithm with prediction of quotient digits

Fast multipliers for two's-complement numbers in serial form

Radix 16 SRT dividers with overlapped quotient selection stages: A 225 nanosecond double precision divider for the S-1 Mark IIB

Axiomatizations of floating point arithmetics

High-speed computation of unary functions

Floating-point arithmetic on a reduced-instruction-set processor

VLSI floating-point processors

A family of CMOS floating point arithmetic chips

Systolic polynomial evaluation and matrix multiplication with multiple precision

A systolic algorithm for integer GCD computation

Algorithm partition for a fixed-size VLSI architecture using space-time domain expansion

Prime Factor DFT parallel processor using wafer scale integration

The modified CORDIC algorithm

Polynomial Transformer

The VLSI implementation of a square root algorithm

A pipeline architecture for computing cumulative hypergeometric distributions

Squarers for binary numbers in serial form

Multi — Input residue arithmetic utilizing read — Only associative memory

Binary paradigm and systolic array implementation for residue arithmetic

Rationally biased arithmetic

VLSI residue multiplier modulo a Fermat number

Finite precision lexicographic continued fraction number systems

Three dimensional IC's and an application to high speed image processor

Arithmetic for high speed FFT implementation

The design of a vector-radix 2DFFT chip

PAPIA: Pyramidal architecture for parallel image analysis

A more efficient residue arithmetic implementation of the FFT

On the structure of parallelism in a highly concurrent PDE solver

A parallel method for computing the generalized singular value decomposition

Multiprocessors for evaluating compound arithmetic functions

A fast algorithm for the symmetric eigenvalue problem

Multiple error correction and additive overflow detection with magnitude indices in residue code

Arithmetic algorithms for operands encoded in two-dimensional low-cost arithmetic error codes

A class of A(N + C) codes and its properties

Maximal redundancy signed-digit systems

Higher Order Computer Arithmetic

DRAFT: A dynamically reconfigurable processor for integer arithmetic

ACRITH: High-Accuracy Arithmetic an advanced tool for numerical computation

Anomalies in the IBM ACRITH package

Complex interval division with maximum accuracy

A fast algorithm for the symmetric eigenvalue problem

1983 IEEE 6th Symposium on Computer Arithmetic (ARITH)

1981 IEEE 5th Symposium on Computer Arithmetic (ARITH)

1978 IEEE 4th Symposium onomputer Arithmetic (ARITH)

1975 IEEE 3rd Symposium on Computer Arithmetic (ARITH)

1972 IEEE 2nd Symposium on Computer Arithmetic (ARITH)

Multi — Input residue arithmetic utilizing read — Only associative memory

Content Provider	IEEE Xplore Digital Library
Author	Papachristou, Christos A.
Copyright Year	1985
Description	Author affiliation: Computer Engineering and Science Department, Center for Automation and Intelligent System Research, Case Western Reserve University, Cleveland, Ohio 44106 (Papachristou, Christos A.)
Abstract	In this paper an approach to residue arithmetic is presented using Read-Only-Associative-Memories (ROAMs), such as PLAs. These memories have considerable advantages for table lookup arithimoetic processing over the conventional ROMs in terms of their storage and time efficiency. In residue arithmetic, the ROAM storage required largely depends on the residue recurrencies in arithmetic tables modulo M. After reviewing recent results on the computation of recurrencies, a scheme is proposed for implementing residue arithmetic based on ROAMs. The efficiency of the scheme is established by comparison to conventional ROM-based table lookup techniques. Applications to residue-to-binary number system conversion are also discussed.
Starting Page	182
Ending Page	188
File Size	1800621
Page Count	7
File Format	PDF
DOI	10.1109/ARITH.1985.6158970
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1985-06-04
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Table lookup Associative memory Complexity theory Programmable logic arrays Adders Very large scale integration Read only memory
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in