NDLI: Analysis of buffering for a shared medium fast packet switch

Content Provider	IEEE Xplore Digital Library
Author	Jayaram, B.K. Mukherji, U.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA (Jayaram, B.K.)
Abstract	A shared medium fast packet switch with N incoming and N outgoing links and with fixed length single priority class packets is considered. It is assumed that each packet is destined to exactly one output. Destinations are chosen independently for each packet, and when all the links have the same capacity, each of the N outgoing links is chosen equiprobably. The input analysis when all incoming links have the same capacity is presented. An upper bound on the queue length at the adapter inputs is derived. Incoming links of different capacities are considered, and input analysis is presented for two service disciplines of the shared medium. Output analysis when incoming links have the same capacity is presented. An approximate model is proposed for output queueing, and the average delay of a packet at an adapter output is estimated. Results match well with simulations.<>
Starting Page	1120
Ending Page	1124
File Size	424779
Page Count	5
File Format	PDF
ISBN	078030599X
DOI	10.1109/ICC.1992.268141
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-06-14
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Packet switching Switches Delay estimation B-ISDN Asynchronous transfer mode Upper bound Round robin Performance analysis Queueing analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SCOQ: a fast packet switch with shared concentration and output queueing

A modular braodband (ATM) switch architecture with optimum performance

A slotted ring copy fabric for a multicast fast packet switch

A multichannel ATM switch with output buffering

Performance analysis of a shared-medium ATM switch with multicast traffic

Gigabit-per-second ATM packet switching with the growable switch architecture

Performance analysis of a shared-medium ATM switch

Performance analysis for a packet mode combined input-output queued switch

A multistage atm switch with interstage buffer

Analysis of buffering for a shared medium fast packet switch

Similar Documents

SCOQ: a fast packet switch with shared concentration and output queueing

A modular braodband (ATM) switch architecture with optimum performance

A slotted ring copy fabric for a multicast fast packet switch

A multichannel ATM switch with output buffering

Performance analysis of a shared-medium ATM switch with multicast traffic

Gigabit-per-second ATM packet switching with the growable switch architecture

Performance analysis of a shared-medium ATM switch

Performance analysis for a packet mode combined input-output queued switch

A multistage atm switch with interstage buffer

Analysis of buffering for a shared medium fast packet switch