NDLI: A capacitor constructed bypass window switching scheme for energy-efficient SAR ADC

Content Provider	IEEE Xplore Digital Library
Author	Yao-Ping Liu Chao Yuan Hung, Y.L.Y.
Copyright Year	2014
Description	Author affiliation: Sch. of Electr. & Electron. Eng., Nanyang Technol. Univ., Singapore, Singapore (Yao-Ping Liu; Chao Yuan; Hung, Y.L.Y.)
Abstract	A new highly energy-efficient SAR ADC with capacitor constructed bypass-window structure is proposed for low-power biomedical applications. The proposed structure is able to bypass the first few conversion phases when the input signal is within a pre-defined window, resulting in an overall power reduction of 59% when the input signal has a possibility of 80% to activate the bypass-window function. Meanwhile, this structure maintains symmetry and has good common-mode noise immunity. Extra comparators and external window-reference voltage are not needed in this new structure. This circuit is designed in 40nm 1P6M CMOS technology. Simulation results show that the ADC achieves a Signal-to-Noise-and-Distortion-Ratio (SNDR) of 61.55 dB when it runs at 1V and at a sampling rate of 2-MS/s. The total power consumption is 11.82μW and the Figure-of-Merit (FoM) is 6.1 fJ/conversion-step.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	1352
Ending Page	1355
File Size	648598
Page Count	4
File Format	PDF
e-ISBN	9781479934324
DOI	10.1109/ISCAS.2014.6865394
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-01
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Noise Capacitors Power demand Switching circuits Arrays Energy efficiency
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

A SAR ADC with energy-efficient DAC and tri-level switching scheme

A 12-bit 200KS/s SAR ADC with a mixed switching scheme and integer-based split capacitor array

A split-capacitor vcm-based capacitor-switching scheme for low-power SAR ADCs

Energy-efficient dual array capacitive DAC and switch control for SAR ADC

An ultra-low energy capacitive DAC array switching scheme for SAR ADC in biomedical applications

An energy-efficient switching technique for 2-bit/cycle SAR ADCs

A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications

Enhanced SAR ADC energy efficiency from the early reset merged capacitor switching algorithm

A capacitor constructed bypass window switching scheme for energy-efficient SAR ADC

Similar Documents

A high energy-efficiency SAR ADC based on partial floating capacitor switching technique

A SAR ADC with energy-efficient DAC and tri-level switching scheme

A 12-bit 200KS/s SAR ADC with a mixed switching scheme and integer-based split capacitor array

A split-capacitor vcm-based capacitor-switching scheme for low-power SAR ADCs

Energy-efficient dual array capacitive DAC and switch control for SAR ADC

An ultra-low energy capacitive DAC array switching scheme for SAR ADC in biomedical applications

An energy-efficient switching technique for 2-bit/cycle SAR ADCs

A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications

Enhanced SAR ADC energy efficiency from the early reset merged capacitor switching algorithm

A capacitor constructed bypass window switching scheme for energy-efficient SAR ADC