NDLI: A codesign synthesis from an MPEG-4 decoder dataflow description

Content Provider	IEEE Xplore Digital Library
Author	Siret, N. Sabry, I. Nezan, J.F. Raulet, M.
Copyright Year	2010
Description	Author affiliation: Lead Tech Design, F-35043 Rennes, France (Siret, N.; Sabry, I.) \|\| IETR/INSA. UMR CNRS 6164, F-35043 Rennes, France (Nezan, J.F.; Raulet, M.)
Abstract	The elaboration of new and innovative systems such as MPSoC (Multiprocessor System on Chip) which are made up of multiple processors, memories and IPs lies on the designers to achieve a complex codesign work. Specific tools and methods are needed to cope with the increasing complexity of both algorithms and platforms. Our approach to design such systems is based on the usage of a high level of abstraction language called RVC CAL. This language is dataflow oriented and thus points out the concurrency and parallelism of algorithms. Moreover CAL is supported by the OpenDF simulator and by two code generators called CAL2C (software generator) and CAL2HDL (hardware generator). The MPEG expert group has recently elaborated the Reconfigurable Video Coding (RVC) standard which defines the RVC CAL language as reference for MPEG video decoder descriptions. This paper introduces the opportunities to design an innovative system involving hardware and software IPs, embedded processors and memories from a CAL model. Practical results on a FPGA are provided with a codesign solution of an MPEG4 Simple Profile (SP).
Starting Page	1995
Ending Page	1998
File Size	442781
Page Count	4
File Format	PDF
ISBN	9781424453085
DOI	10.1109/ISCAS.2010.5537107
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-30
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MPEG 4 Standard Decoding Hardware Video coding Code standards Standards development Embedded software Field programmable gate arrays Codecs MPEG standards software Dataflow Cal Reconfigurable Video Coding MPEG codesign hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study

Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study

Software synthesis of CAL actors for the MPEG reconfigurable Video Coding framework

An LLVM-based decoder for MPEG Reconfigurable Video Coding

An RVC dataflow description of the AVC Constrained Baseline Profile decoder

Reconfigurable video coding: Objectives and technologies

Video decoder reconfigurations and AVS extensions in the new MPEG reconfigurable video coding framework

Software synthesis of cal actors for the mpeg reconfigurable video coding framework (2008).

A methodology for optimizing buffer sizes of dynamic dataflow fpgas implementations

A codesign synthesis from an MPEG-4 decoder dataflow description

Similar Documents

Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study

Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study

Software synthesis of CAL actors for the MPEG reconfigurable Video Coding framework

An LLVM-based decoder for MPEG Reconfigurable Video Coding

An RVC dataflow description of the AVC Constrained Baseline Profile decoder

Reconfigurable video coding: Objectives and technologies

Video decoder reconfigurations and AVS extensions in the new MPEG reconfigurable video coding framework

Software synthesis of cal actors for the mpeg reconfigurable video coding framework (2008).

A methodology for optimizing buffer sizes of dynamic dataflow fpgas implementations

A codesign synthesis from an MPEG-4 decoder dataflow description