NDLI: 1/f noise modeling using discrete-time self-similar systems

Please wait, while we are loading the content...

2015 IEEE International Symposium on Circuits and Systems (ISCAS)

2014 IEEE International Symposium on Circuits and Systems (ISCAS)

2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)

2012 IEEE International Conference on Circuits and Systems (ICCAS)

2012 IEEE International Symposium on Circuits and Systems

2011 IEEE International Symposium of Circuits and Systems (ISCAS)

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

2009 IEEE International Symposium on Circuits and Systems

2008 IEEE International Symposium on Circuits and Systems

2007 IEEE International Symposium on Circuits and Systems

2006 IEEE International Symposium on Circuits and Systems

2005 IEEE International Symposium on Circuits and Systems

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.

Volume 5 - 2003

Volume 4 - 2003

Classification of BPSK and QPSK signals with unknown signal level using the Bayes technique

Jointly minimum symbol error rate FIR MIMO transmitter and receiver filters for PAM signal vectors

Analog representation and digital implementation of OFDM systems

Jointly minimum MSE transmitter and receiver FIR MIMO filters in the presence of near-end crosstalk and additive noise

Localization of a moving source using TDOA and FDOA measurements

Implementing Otsu's thresholding process using area-time efficient logarithmic approximation unit

Steady-state properties of the sign algorithm for the constrained adaptive IIR notch filter

Robust beamformer design by power minimization and its unconstrained partitioned implementation

A memory efficient realization of cyclic convolution and its application to discrete cosine transform

Bit rate optimized time-domain equalizers for DMT systems

Fast algorithms for computing full and reduced rank Wiener filters

A 2048 complex point FFT processor using a novel data scaling approach

On the relevancy of the perfect reconstruction property when minimizing the mean square error in FIR MIMO filter systems

Use of noise shaping for rate conversion in oversampled video signals

Generation of embedding watermark signals from reference watermark of the detector

Efficient signal processing in embedded Java systems

An efficient split-radix FFT algorithm

Performance of an adaptive homodyne receiver in the presence of multipath, Rayleigh-fading and time-varying quadrature errors

On-line signature verification method utilizing feature extraction based on DWT

Design of a digital reaction-diffusion system for restoring blurred fingerprint images

A discrete fractional Fourier transform based on orthonormalized McClellan-Parks eigenvectors

Fast Integer Fourier Transform (FIFT) based on lifting matrices

Saving the bandwidth in the fractional domain by generalized Hilbert transform pair relations

Angular decompositions for the discrete fractional signal transforms

Efficient pruning algorithms for the DFT computation for a subset of output samples

A robust wideband array beamformer using fan filter

A regularized simultaneous autoregressive model for texture classification

Efficient frequency estimation using the pulse-pair method at different lags

Performance analysis of algorithmic noise-tolerance techniques

A minimum variance filter for discrete-time linear systems perturbed by unknown nonlinearities

On-line high-radix exponential with selection by rounding

Fast implementations of Montgomery's modular multiplication algorithm

GDFT types mapping algorithms and structured regular FPGA implementation

A high-speed, low latency RSA decryption silicon core

eUTDSP: a design study of a new VLIW-based DSP architecture

Efficient design of perfect-reconstruction biorthogonal cosine-modulated filter banks using convex Lagrangian relaxation and alternating null-space projections

Three classes of IIR complementary filter pairs with an adjustable crossover frequency

A new class of even length wavelet filters

SDP for multi-criterion QMF bank design

Efficient implementation of complex exponentially-modulated filter banks

Fuzzy filters for noisy image filtering

High-speed tunable fractional-delay allpass filter structure

Design of ultraspherical windows with prescribed spectral characteristics

Analytical design of fractional Hilbert transformer using fractional differencing

Efficient design of SVD-based 2-D digital filters using specification symmetry and order-selecting criterion

Reduce the complexity of frequency-response masking filter using multiplication free filter

New designs of frequency selective FIR digital filters

Design of 2-D variable fractional delay FIR filter using 2-D differentiators

Some observations on multiplierless implementation of linear phase FIR filters

A systematic technique for optimizing one-stage two-filter linear-phase FIR filters for sampling rate conversion

Concise representation and cellular structure for universal maximally flat FIR filters

Design and implementation of a reconfigurable FIR filter

Design of IIR digital allpass filters using least pth phase error criterion

Design of IIR digital filters in the complex domain by transforming the desired response

A generalized direct-form II transposed structure for IIR filter implementation with minimal roundoff noise gain

M-channel lifting-based design of paraunitary and biorthogonal filter banks with structural regularity

Filter structures for decimation: a comparison

An optimal entropy coding scheme for efficient implementation of pulse shaping FIR filters in digital receivers

Exponentially-modulated filter bank-based transmultiplexer

Allpass structures for multiplierless realization of recursive digital filters

Joint optimization of error feedback and coordinate transformation for roundoff noise minimization in state-space digital filters

IIR equalizer design based on the impulse response symmetry criterion

Multiplierless implementation of bandpass and bandstop recursive digital filters using allpass structures

The design of two-channel perfect reconstruction FIR triplet wavelet filter banks using semidefinite programming

Multiplier-less real-valued FFT-like transformation (ML-RFFT) and related real-valued transformations

On unbiased parameter estimation of autoregressive signals observed in noise

Pairing and ordering to reduce hardware complexity in cascade form filter design [digital filters]

Direct recursive structures for computing radix-r two-dimensional DCT

A simplified lattice factorization for linear-phase paraunitary filter banks with pairwise mirror image frequency responses

A design flow for linear-phase fixed-point FIR filters: from the NPRM specifications to a VHDL code

Improving the filter bank of a classic speech feature extraction algorithm

A new heuristic signed-power of two term allocation approach for designing of FIR filters

Reconfigurable implementation of recursive DCT kernels for reduced quantization noise

Design guidelines for reconfigurable multiplier blocks

An efficient interleaved tree-structured almost-perfect reconstruction filterbank

The integer MDCT and its application in the MPEG layer III audio

Minimal ARMA lattice digital filter realization

Fast characterization of the noise bounds derived from coefficient and signal quantization

N stage non-separable two dimensional wavelet transform for reduction of rounding errors

Prolonged transposed polynomial-based filters for decimation

Discrete-time modeling of polynomial-based interpolation filters in rational sampling rate conversion

Analysis of rational sample rate conversion using image response combining

Optimally weighted local discriminant bases [signal feature extraction/classification]

Reduced order RLS polynomial predistortion

Wavelet-transform-based strategy for generating new Chinese fonts

Local discriminant basis algorithm-a review of theory and applications in signal processing

Next cancellation in xDSL systems using variable-length cancellers

Norm and coefficient constraints for robust adaptive beamforming

Integrated active noise control communication headsets

Minimum selection GSC and adaptive low-power rake combining scheme

Adaptive IIR notch filter with controlled bandwidth for narrow-band interference suppression in DS CDMA system

A finite precision LMS algorithm for increased quantization robustness

A new LMS-based Fourier analyzer in the presence of frequency mismatch

Transform domain approximate QR-LS adaptive filtering algorithm

Performance analysis of adaptive IIR notch filters based on least mean p-power error criterion

RAMP: an adaptive filter with links to matching pursuits and iterative linear equation solvers

Extended RLS lattice adaptive filters

On use of averaging in FxLMS algorithm for single-channel feedforward ANC systems

Hardware implementation of evolutionary digital filters

Turbo coded multiple symbol differential detection for correlated Rayleigh fading channel

A study on the step size of cascaded adaptive notch filter utilizing allpass filter

Polyphase IIR filter banks for subband adaptive echo cancellation applications

A new algorithm for howling detection [acoustic feedback howling]

Integrated near-end acoustic echo and noise reduction systems

Simplified structures for two-dimensional adaptive notch filters

Input balanced state-space realization based adaptive recursive filters

Robust recursive bi-iteration singular value decomposition (SVD) for subspace tracking and adaptive filtering

Cascaded-parallel adaptive notch filter based on orthogonal decomposition

On pre-whitened sign algorithms

Optimum MIMO transmit-receiver design in presence of interference

Estimation of transmission line parameters by adaptive inverse scattering

A least-squares based algorithm for FIR filtering with noisy data

A space-time decorrelating rake receiver for DS-CDMA communications over fast fading channels

Realization of the NLMS based transversal adaptive filter using block floating point arithmetic

Convergence analysis of a CORDIC-based gradient adaptive lattice filter

On the improvement of blind MOE detector via a posteriori adaptation and adaptive step-size

A high-speed blind DFE equalizer using an error feedback filter for QAM modems

Stability, controllability and observability of 2-D continuous-discrete systems

Roundoff noise minimization in two-dimensional state-space digital filters using error feedback

A 4D frequency-planar IIR filter and its application to light field processing

Realization of high accuracy 2-D variable IIR digital filters based on the reduced-dimensional decomposition form

A new recursive formulation for 2-D WHT

Parallel iterations for recursive median filter

An implementation of numerical inversion of Laplace transforms on FPGA

A new memory reference reduction method for FFT implementation on DSP

Real-time acquisition and tracking for GPS receivers

A novel sampling process and pulse generator for a low distortion digital pulse-width modulator for digital class D amplifiers

A comparison of algorithms for sound localization

Moduli selection in RNS for efficient VLSI implementation

Nonuniform sampling driver design for optimal ADC utilization

Design of a high speed reverse converter for a new 4-moduli set residue number system

Conflict-free parallel memory access scheme for FFT processors

Parallel sub-convolution filter bank architectures

Dual clock rate block data parallel architecture [multiprocessor based FIR filter example]

New efficient residue-to-binary converters for 4-moduli set {2/sup n/ - 1, 2/sup n/, 2/sup n/ + 1, 2/sup n+1/ - 1}

A parallel/pipelined algorithm for the computation of MDCT and IMDCT

Architecture for CORDIC algorithm realization without ROM lookup tables

Relationship between Haar wavelet and Reed-Muller spectra

Improvements on layout of garment patterns for efficient fabric consumption

Properties of fastest LIA transform matrices and their spectra

Fast linearly independent ternary arithmetic transforms

Ternary arithmetic polynomial expansions based on new transforms

Stability robustness of interconnected discrete time systems with synchronization errors

Microwave amplifier design for mobile communication via immittance data modelling

Worst-case tolerance analysis of non-linear systems using evolutionary algorithms

Computation of projections and eigen distribution in half-planes and disks

Fitting considerations of polynomial device models [semiconductor device modeling]

Modeling skin effect with reduced decoupled R-L circuits

Efficient interconnect modeling by Finite Difference Quadrature methods

1/f noise modeling using discrete-time self-similar systems

High level accuracy loss estimates for a class of analog/digital systems

Closed form metrics to accurately model the response in general arbitrarily-coupled RC trees

PODEA: Power delivery efficient analysis with realizable model reduction

5th order electro-thermal multi-tone Volterra simulator with component-level output

A 5th order Volterra study of a 30W LDMOS power amplifier

A SIMULINK-based approach for fast and precise simulation of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators

Discrete-time modeling and simulation of vehicle audio systems

An efficient reduced-order interconnect macromodel for time-domain simulation

Accurate VHDL-based simulation of /spl Sigma//spl Delta/ modulators

An accurate behavioral model of phase detectors for clock recovery circuits

Symbolic analysis: a formulation approach by manipulating data structures

Accurate compact model extraction for on-chip coplanar waveguides

Interconnect modeling and sensitivity analysis using adjoint networks reduction technique

Mixed-mode ESD protection circuit simulation-design methodology

A technique for reduction of uncertain FIR filters

Concurrent logic and interconnect delay estimation of MOS circuits by mixed algebraic and Boolean symbolic analysis

An efficient Sylvester equation solver for time domain circuit simulation by wavelet collocation method

Table look-up based compact modeling for on-chip interconnect timing and noise analysis

Process variation dimension reduction based on SVD [circuit simulation]

Analog IP design flow for SoC applications

Single variable symmetry conditions in Boolean functions through Reed-Muller transform

A Boolean extraction technique for multiple-level logic optimization

Optimal use of 2-phase transparent latches in buffered maze routing

Concurrent optimization of process dependent variations in different circuit performance measures

Time domain response and sensitivity of periodically switched nonlinear circuits

CAD system for design and simulation of data converters

Automatic analog layout retargeting for new processes and device sizes

Evaluating a bounded slice-line grid assignment in O(nlogn) time

Noise constraint driven placement for mixed signal designs

Algorithms for analog VLSI 2D stack generation and block merging

Combining clustering and partitioning in quadratic placement

Floorplanning with performance-based clustering

The structure determination for the time-optimal system design algorithm

An efficient approach for error diagnosis in HDL design

Yield optimization with correlated design parameters and non-symmetrical marginal distributions

Generation and properties of fastest transform matrices over GF(2)

SoC design integration by using automatic interconnection rectification

Synthesizing checkers for on-line verification of System-on-Chip designs

Load cell response correction using analog adaptive techniques

Bias-adaptive cross-coupled CMOS MAGFET pair for bipolar magnetic field detection

Photo-thermoelectric power generation for autonomous microsystems

Development of a CMOS low-noise analog front-end ASIC for X-ray imaging applications

Fluxgate magnetic sensors with a readout strategy based on residence times measurements

A 96 /spl times/ 64 intelligent digital pixel array with extended binary stochastic arithmetic

A CMOS imager with pixel prediction for image compression

On chip Gaussian processing for high resolution CMOS image sensors

Normal Optical Flow chip

High-speed position detector using new row-parallel architecture for fast collision prevention system

A silicon retina system that calculates direction of motion

A fast and low power CMOS sensor for optical tracking

An orientation selective 2D AER transceiver

A silicon retina with controllable winner-take-all properties

Single chip stereo imager

A scanning thermal microscopy system with a temperature dithering, servo-controlled interface circuit

Characterization of IPMC strip sensorial properties: preliminary results

A low-power adaptive integrate-and-fire neuron circuit

Evidence updating in a heterogeneous sensor environment

Energy-balancing strategies for wireless sensor networks

Power dissipation limits and large margin in wireless sensors

GNOMES: a testbed for low power heterogeneous wireless sensor networks

Analysis of short distance optoelectronic link architectures

Bulk carbon nanotube as thermal sensing and electronic circuit elements

CMOS integrated gas sensor chip using SAW technology

A micro-hotplate-based monolithic CMOS gas sensor array

Micromachined piezoresistive tactile sensor array fabricated by bulk-etched MUMPs process

Fabrication process for a microfluidic valve

A neuromorphic sound localizer for a smart MEMS system

A time-series processor for sonar mapping and novelty detection

A VLSI model of range-tuned neurons in the bat echolocation system

Development of an AA size energy transducer with micro resonators

A displacement-to-voltage converter circuit using a switched-capacitor technique

High-speed processor for quantum-computing emulation and its applications

Information exchanges in quantum arrays due to spatial diversity

A global wire planning scheme for Network-on-Chip

Quantum dot networks with weighted coupling

Performance modeling of resonant tunneling based RAMs

The CMOS/nano interface from a circuits perspective

Thin film PIN photodiodes for optoelectronic silicon on sapphire CMOS

The IMD cancellation characteristics of predistortion linearizer in microwave transistor

Volume 3 - 2003

Volume 2 - 2003

Volume 1 - 2003

The IEEE International Symposium on Circuits and Systems, 2003. Tutorial Guide: ISCAS 2003.

2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)

Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97

1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96

Proceedings of ISCAS'95 - International Symposium on Circuits and Systems

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94

1993 IEEE International Symposium on Circuits and Systems

[Proceedings] 1992 IEEE International Symposium on Circuits and Systems

1991., IEEE International Sympoisum on Circuits and Systems

IEEE International Symposium on Circuits and Systems

IEEE International Symposium on Circuits and Systems,

1988., IEEE International Symposium on Circuits and Systems

1/f noise modeling using discrete-time self-similar systems

Content Provider	IEEE Xplore Digital Library
Author	Narasimha, R. Rachaiah, S.B. Rao, R.M. Mukund, P.R.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. Eng., Rochester Inst. of Technol., NY, USA (Narasimha, R.; Rachaiah, S.B.; Rao, R.M.; Mukund, P.R.)
Abstract	Flicker noise, popularly known as 1/f noise is a commonly observed phenomenon in semiconductor devices. To incorporate 1/f noise in circuit simulations, models are required to synthesize such noise in discrete-time. This paper proposes a model based on the fact that 1/f processes belong to the class of statistically self-similar random processes. The model generates 1/f noise in the time domain with a simple white noise input and is parameterized by a quantity whose value can be adjusted to reflect the desired 1/f parameter, that is, the slope of the 1/f spectrum. It thus differs from most of the earlier modeling approaches which were confined to the spectral domain. To verify the fit between the model and actual 1/f noise measurements, experiments were conducted with a PIN photodiode at various bias conditions and sampling frequencies. The noise synthesized by the model was found to match the measurements quite well. These models can be easily incorporated with circuit simulation tools to generate 1/f noise.
Sponsorship	IEEE Circuits & Syst. Soc Mahanakorn Univ. Technol
File Size	368491
File Format	PDF
ISBN	0780377613
DOI	10.1109/ISCAS.2003.1206152
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-05-25
Publisher Place	Thailand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit noise Semiconductor device noise 1f noise Circuit simulation Circuit synthesis Noise generators Noise measurement Semiconductor devices Random processes White noise
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in