NDLI: Phase-Locked Loop Coherent Combiners for Phased Array Sensor Systems

Content Provider	IEEE Xplore Digital Library
Author	Golliday, C. Huff, R.
Copyright Year	1972
Abstract	Phase-locked loops (PLL's) may be used to implement signal combiners which coherently sum multiple signals from an array of sensors. In each combiner channel, the sensor signal is simultaneously downconverted to an intermediate frequency (IF) signal and phase-locked to an appropriately generated reference signal by a "long-loop" PLL. This loop maintains a nominal 90° phase difference between the IF signal and the reference signal irrespective of phase of the channel input (sensor output) signal. The channel IF signals are summed to generate the combiner output signal. The reference signal may be a locally generated sine wave or a delayed version of the combiner output signal. Imperfect phase control and, thus, imperfect signal combining results when noise voltages are associated with the channel signals. In this paper, a lincarized model of a PLL coherent combiner is developed. This model applies when the desired channel signals are equal amplitude and angle modulated; the channel noise voltages are equal level, Gaussian distributed, and independent; and the combiner phase errors are appropriately small. This model is then used to derive equations for the variance of differential phase errors associated with combiner operation and to show the effect of these phase errors on the average power in the combiner output signal. Relevant experimental results from a four-channel combiner are compared with the performance predicted by the linear model.
Starting Page	2329
Ending Page	2340
Page Count	12
File Size	1080567
File Format	PDF
ISSN	00906778
Volume Number	30
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1982-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phased arrays Sensor arrays Phase locked loops Sensor systems Signal generators Phase noise Frequency Propagation delay Phase control Phase modulation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis of coupled phase-locked loops with independent oscillators for beam control active phased arrays

An Array of Coherent Sources Based on Novel Dual-Loop PLL Infrastructure

Phase modulation of a loop phase-locked grid oscillator array

Analysis and characterization of PLL-based retrodirective array

Propagation Delay of Waveguide Photodetector

A Variable-Phase Ring Oscillator and PLL Architecture for Integrated Phased Array Transceivers

A low-noise fast-lock phase-locked loop with adaptive bandwidth control

Mirror Image Sawtooth Phase Conjugator Circuit for Retrodirective Antenna Applications

Indirect Controlled Phased Source

Phase-Locked Loop Coherent Combiners for Phased Array Sensor Systems

Similar Documents

Analysis of coupled phase-locked loops with independent oscillators for beam control active phased arrays

An Array of Coherent Sources Based on Novel Dual-Loop PLL Infrastructure

Phase modulation of a loop phase-locked grid oscillator array

Analysis and characterization of PLL-based retrodirective array

Propagation Delay of Waveguide Photodetector

A Variable-Phase Ring Oscillator and PLL Architecture for Integrated Phased Array Transceivers

A low-noise fast-lock phase-locked loop with adaptive bandwidth control

Mirror Image Sawtooth Phase Conjugator Circuit for Retrodirective Antenna Applications

Indirect Controlled Phased Source

Phase-Locked Loop Coherent Combiners for Phased Array Sensor Systems