NDLI: A Low Complexity-High Throughput QC-LDPC Encoder

Content Provider	IEEE Xplore Digital Library
Author	Mahdi, A. Paliouras, V.
Copyright Year	1991
Abstract	This paper introduces hardware architectures for encoding Quasi-Cyclic Low-Density Parity Check (QC-LDPC) codes. The proposed encoders are based on appropriate factorization and subsequent compression of involved matrices by means of a novel technique, which exploits features of recursively-constructed QC-LDPC codes. The particular approach derives to linear encoding time complexity and requires a constant number of clock cycles for the computation of parity bits for all the constructed codes of various lengths that stem from a common base matrix. The proposed architectures are flexible, as they are parameterized and can support multiple code rates and codes of different lengths simply by appropriate initialization of memories and determination of data bus widths. Implementation results show that the proposed encoding technique is more efficient for some LDPC codes than previously proposed solutions. Both serial and parallel architectures are proposed. Hardware instantiations of the proposed serial encoders demonstrate high throughput with low area complexity for code words of many thousand bits, achieving area reduction compared to prior art. Furthermore, parallelization is shown to efficiently support multi-Gbps solutions at the cost of moderate area increase. The proposed encoders are shown to outperform the current state-of-the-art in terms of throughput-area-ratio and area-time complexity by 10 to up to 80 times for codes of comparable error-correction strength.
Sponsorship	IEEE Signal Processing Society
Starting Page	2696
Ending Page	2708
Page Count	13
File Size	2211335
File Format	PDF
ISSN	1053587X
Volume Number	62
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Encoding Parity check codes Phase change materials Complexity theory Hardware Computer architecture Decoding multi-Gbps encoders. QC-LDPC codes encoding algorithm sparse matrix LU decomposition hardware LDPC encoder
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Simplified Multi-Level Quasi-Cyclic LDPC Codes for Low-Complexity Encoders

Design and optimization of LDPC encoder based on LU decomposition with simulated annealing

An Improved LU Decomposition Encoding Method of LDPC Codes

A High-Efficiency LDPC Encoder with Optimized Backtracking Algorithm

An efficient low complexity LDPC encoder based on LU factorization with pivoting

7.7Gbps encoder design for IEEE 802.11n/ac QC-LDPC codes

On the Encoding Complexity of Quasi-Cyclic LDPC Codes

Low-Complexity Real-Time LDPC Encoder Design for CMMB

Low-complexity architecture design for modified WiMAX Low-Density Parity-Check codes

A Low Complexity-High Throughput QC-LDPC Encoder

Similar Documents

Simplified Multi-Level Quasi-Cyclic LDPC Codes for Low-Complexity Encoders

Design and optimization of LDPC encoder based on LU decomposition with simulated annealing

An Improved LU Decomposition Encoding Method of LDPC Codes

A High-Efficiency LDPC Encoder with Optimized Backtracking Algorithm

An efficient low complexity LDPC encoder based on LU factorization with pivoting

7.7Gbps encoder design for IEEE 802.11n/ac QC-LDPC codes

On the Encoding Complexity of Quasi-Cyclic LDPC Codes

Low-Complexity Real-Time LDPC Encoder Design for CMMB

Low-complexity architecture design for modified WiMAX Low-Density Parity-Check codes

A Low Complexity-High Throughput QC-LDPC Encoder