NDLI: Modeling the [dV/dt] of the IGBT during inductive turn off

Content Provider	IEEE Xplore Digital Library
Author	Ramamurthy, A. Sawant, S. Baliga, B.J.
Copyright Year	1986
Abstract	Insulated gate bipolar transistor (IGBT)-based pulsewidth modulation (PWM) inverters are commonly used in inductive load circuits such as motor control. During clamped inductive load turn off of the IGBT, high-power losses occur during two phases. Due to the large inductive motor load, the voltage across the IGBT rises to the bus voltage while carrying the full-rated current. In the second phase, the current decreases as the IGBT goes into its forward blocking mode. In this paper, the turn-off process during the first phase is analyzed in detail for the first time. A simple analytical model has been derived, based upon the initial steady-state minority carrier distribution, which allows predicting the rate of rise of the voltage during this time period where the collector current remains constant. The predictions of the analytical model are in excellent agreement with results obtained from two-dimensional (2-D) numerical simulations over a broad range of minority carrier lifetime values. This analytical model provides a good estimate (within 10%) of the power losses incurred during the first phase of turn off.
Sponsorship	IEEE Power Electronics Society
Starting Page	601
Ending Page	606
Page Count	6
File Size	141349
File Format	PDF
ISSN	08858993
Volume Number	14
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Insulated gate bipolar transistors Pulse width modulation inverters Voltage Analytical models Pulse circuits Pulse inverters Motor drives Induction motors Steady-state Two dimensional displays
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-frequency parasitic currents in inverter-fed induction motor drives

Application problem of PWM AC drives due to long cable length and high dv/dt

Microprocessor control system for PWM IGBT inverter feeding three-phase induction motor

Speed drive of single-phase induction motor

Off-line integrated full-bridge drrver for induction motors

Retrofit of fixed speed induction motors with medium voltage drive converters using NPC three-level inverter high-voltage IGBT based topology

Output filter considerations for PWM drives with induction motors

The nonlinear voltage distortion effect of an extended IGBT turn-off time in sinusoidal PWM VSI applications

Output filters for PWM drives with induction motors

Modeling the [dV/dt] of the IGBT during inductive turn off

Similar Documents

High-frequency parasitic currents in inverter-fed induction motor drives

Application problem of PWM AC drives due to long cable length and high dv/dt

Microprocessor control system for PWM IGBT inverter feeding three-phase induction motor

Speed drive of single-phase induction motor

Off-line integrated full-bridge drrver for induction motors

Retrofit of fixed speed induction motors with medium voltage drive converters using NPC three-level inverter high-voltage IGBT based topology

Output filter considerations for PWM drives with induction motors

The nonlinear voltage distortion effect of an extended IGBT turn-off time in sinusoidal PWM VSI applications

Output filters for PWM drives with induction motors

Modeling the [dV/dt] of the IGBT during inductive turn off