NDLI: Automatic synthesis of asynchronous circuits from high-level specifications

Please wait, while we are loading the content...

Automatic synthesis of asynchronous circuits from high-level specifications

Content Provider	IEEE Xplore Digital Library
Author	Meng, T.H.-Y. Brodersen, R.W. Messerschmitt, D.G.
Copyright Year	1982
Abstract	The authors construct a processor design approach that does not require the distribution of a clocking signal. To facilitate design of processors that use fully asynchronous components, the first step is to design hazard-free asynchronous interconnection circuits. To this end, a deterministic algorithm was developed to synthesize asynchronous interconnection circuits from high-level specifications. This approach systematically designs correct asynchronous interconnection circuits with the weakest possible constraints and minimal overhead. The authors are primarily concerned with the synthesis of nonmetastable circuits, even though the procedure is also valid of metastable circuit synthesis. The synthesized logic is hazard-free and guaranteed to have the fastest operation according to a behavioral specification. A high-level description is used to specify circuit behavior, not only for a simpler input format, but also as a basis for determining the final optimum designs. Automatic synthesis and the ability to localize the timing considerations reduce design effort when systems become complex.<>
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1185
Ending Page	1205
Page Count	21
File Size	2401484
File Format	PDF
ISSN	02780070
Volume Number	8
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit synthesis Asynchronous circuits Integrated circuit interconnections Signal synthesis Process design Signal design Clocks Signal processing Metastasis Logic
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimized synthesis of asynchronous control circuits from graph-theoretic specifications

High-level modeling and design of asynchronous interface logic

Asynchronous circuit synthesis with Boolean satisfiability

Designing asynchronous circuits from behavioural specifications with internal conflicts

Architectural partitioning for system level synthesis of integrated circuits

Synthesis of hazard-free asynchronous circuits with bounded wire delays

Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions

Synchronous logic synthesis: algorithms for cycle-time minimization

Silicon compilation of very high level language

Automatic synthesis of asynchronous circuits from high-level specifications

Similar Documents

Optimized synthesis of asynchronous control circuits from graph-theoretic specifications

High-level modeling and design of asynchronous interface logic

Asynchronous circuit synthesis with Boolean satisfiability

Designing asynchronous circuits from behavioural specifications with internal conflicts

Architectural partitioning for system level synthesis of integrated circuits

Synthesis of hazard-free asynchronous circuits with bounded wire delays

Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions

Synchronous logic synthesis: algorithms for cycle-time minimization

Silicon compilation of very high level language

Automatic synthesis of asynchronous circuits from high-level specifications