NDLI: Fast scheduling based on iterative parallel wavelength matching for a multi-wavelength ring network-on-chip

Content Provider	IEEE Xplore Digital Library
Author	Cerutti, I. Andriolli, N. Pintus, P. Faralli, S. Gambini, F. Liboiron-Ladouceur, O. Castoldi, P.
Copyright Year	2015
Description	Author affiliation: Scuola Superiore Sant'Anna, Pisa, Italy (Cerutti, I.; Andriolli, N.; Pintus, P.; Faralli, S.; Gambini, F.; Castoldi, P.) \|\| Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada (Liboiron-Ladouceur, O.)
Abstract	In synchronous networks-on-chip (NoC), scheduling of packet transmission is required for achieving high throughput, low latency and good fairness, while avoiding packet collisions. Efficient algorithms exist for rearrangeably non-blocking NoC. However, when realized with integrated optical devices, NoC are typically arranged in topologies that are blocking if a single wavelength is used. Mitigation of the blocking behavior is then achieved by exploiting the wavelength domain, which requires however a novel scheduling paradigm. This paper presents an integrated optical NoC based on a ring topology and realized with multiple resonating microrings (MMR). Scheduling in MMR architecture comprises the conventional matching sub-problem along with wavelength assignment sub-problem, which accounts for the additional constraints due to the wavelength domain. A novel scheduling algorithm based on iSLIP algorithm is proposed for jointly addressing both sub-problems. The iterative Parallel Wavelength Matching (iPWM) algorithm achieves performance similar to a two-step scheduler based on sequential iSLIP and first-fit wavelength assignment, but with a computational complexity lower and independent of the number of wavelengths.
Starting Page	180
Ending Page	185
File Size	729072
Page Count	6
File Format	PDF
ISBN	9783901882722
DOI	10.1109/ONDM.2015.7127295
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-11
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	International Federation for Information Processing (IFIP)
Subject Keyword	Integrated optics Processor scheduling Wavelength assignment interconnection network Ports (Computers) Optical resonators Computer architecture Network-on-chip wavelength assignment scheduling Topology matching
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Analysis of Hybrid Flow Control for Hierarchical Ring Network-on-Chip

A silicon photonics network-on-chip architecture based on mode and wavelength switching

Reconfigurable parallel computer architecture based on wavelength-division multiplexed optical interconnection network (1992).

Graphene Silicon ring resonators for wavelength routers in Photonic Network-on-Chip

An optimized optical router for mesh based Optical Networks-on-Chip

Votex: A non-blocking optical router design for 3D Optical Network on Chip

Transponder architecture supporting multi-wavelength source

Wavelength Routers for Optical Networks-on-Chip Using Optimized Photonic Crystal Ring Resonators

On reducing insertion loss in wavelength-routed optical network-on-chip architecture

Fast scheduling based on iterative parallel wavelength matching for a multi-wavelength ring network-on-chip

Similar Documents

Design and Analysis of Hybrid Flow Control for Hierarchical Ring Network-on-Chip

A silicon photonics network-on-chip architecture based on mode and wavelength switching

Reconfigurable parallel computer architecture based on wavelength-division multiplexed optical interconnection network (1992).

Graphene Silicon ring resonators for wavelength routers in Photonic Network-on-Chip

An optimized optical router for mesh based Optical Networks-on-Chip

Votex: A non-blocking optical router design for 3D Optical Network on Chip

Transponder architecture supporting multi-wavelength source

Wavelength Routers for Optical Networks-on-Chip Using Optimized Photonic Crystal Ring Resonators

On reducing insertion loss in wavelength-routed optical network-on-chip architecture

Fast scheduling based on iterative parallel wavelength matching for a multi-wavelength ring network-on-chip