NDLI: Packet delay variation management for a better IEEE1588V2 performance

Content Provider	IEEE Xplore Digital Library
Author	Dinh Thai Bui Dupas, A. Le Pallec, M.
Copyright Year	2009
Description	Author affiliation: Semantic and Autonomic Technologies (SAT) Department, Alcatel-Lucent Bell Labs France (ALBLF), Nozay, France (Dinh Thai Bui; Dupas, A.; Le Pallec, M.)
Abstract	Designed for the distribution of time, IEEE 1588V2 also called as Precision Time Protocol V2 (PTPV2) is often referred to as a key candidate for synchronization over Packet Switched Networks (PSNs). Unfortunately, as the IETF's Network Time Protocol and unlike the ITU-T's Synchronous Ethernet, the performance of this protocol strongly depends on Packet Delay Variations (PDVs) produced by the telecom network environment. Such behavior represents a strong issue, particularly considering the severe synchronization requirements of the mobile backhaul segment. This article focuses on different manners to control and to fight out PDVs. After discussing PDV-management principles, via the illustration of some existing mechanisms, we propose a new distributed ranging scheme which allows for optimizing the overall PTPV2 synchronization performance. Finally, considered as a critical mobile backhaul use case, IEEE 1588V2 over Digital Subscriber Line (DSL) is investigated regarding PDV concerns.
Starting Page	1
Ending Page	6
File Size	571576
Page Count	6
File Format	PDF
ISBN	9781424443918
DOI	10.1109/ISPCS.2009.5340212
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-12
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols 1588V2 Delay effects delay variation Optical computing mobile backhaul Master-slave Telecommunications synchronization protocols delay Timing Central Processing Unit DSL Frequency synchronization Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance of master-slave synchronized clocks

The minimum link delay algorithm - an enhanced mechanism for macroscopic synchronization of telecom network nodes

Multi-frequency zero-jitter delay-locked loop

Synchronization Performance of the Precision Time Protocol

Dual and hybrid PTP modules

Improving IEEE 1588v2 clock performance through controlled packet departures

Synchronization challenges in packet-based Cloud-RAN fronthaul for mobile networks

Timing and Synchronization with Propagation Delay Symmetry and Originated Slave Clock Frequency for Ubiquitous Computing

Multifrequency zero-jitter delay-locked loop

Packet delay variation management for a better IEEE1588V2 performance

Similar Documents

Performance of master-slave synchronized clocks

The minimum link delay algorithm - an enhanced mechanism for macroscopic synchronization of telecom network nodes

Multi-frequency zero-jitter delay-locked loop

Synchronization Performance of the Precision Time Protocol

Dual and hybrid PTP modules

Improving IEEE 1588v2 clock performance through controlled packet departures

Synchronization challenges in packet-based Cloud-RAN fronthaul for mobile networks

Timing and Synchronization with Propagation Delay Symmetry and Originated Slave Clock Frequency for Ubiquitous Computing

Multifrequency zero-jitter delay-locked loop

Packet delay variation management for a better IEEE1588V2 performance