NDLI: A first generation generic system simulator (GENESYS) and its relation to the NTRS

Content Provider	IEEE Xplore Digital Library
Author	Eble, J.C. De, V.K. Meindl, J.D.
Copyright Year	1995
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA (Eble, J.C.; De, V.K.; Meindl, J.D.)
Abstract	The National Technology Roadmap for Semiconductors (NTRS) presents projections and goals for microelectronics over the next fifteen years. A set of physical and empirical models encompassing material, device, circuit, architecture, interconnection, and packaging characteristics that describe microelectronic systems have been captured in the first generation of GENESYS, a GENEric SYstem Simulator. From technology parameters projected in the NTRS, GENESYS predicts maximum clock frequency, physical size, power dissipation, and packaging requirements of an ASIC. The outputs of GENESYS are compared to the on-chip clock frequency, chip size, and maximum power projections of the NTRS for ASICs, and then used both to calibrate GENESYS and to subject the NTRS projections to self-consistency checks.
Starting Page	147
Ending Page	154
File Size	779438
Page Count	8
File Format	PDF
ISBN	0780325966
ISSN	07496877
DOI	10.1109/UGIM.1995.514135
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-05-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit simulation Microelectronics Clocks Frequency Power system modeling Semiconductor materials Integrated circuit interconnections Power system interconnection Semiconductor device packaging Character generation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001

A hierarchical block-based modeling methodology for SoC in GENESYS

Trends in microelectronics packaging and interconnection

Thin Film Programmable Interconnect Arrays

Integrating Through-Wafer Interconnects With Active Devices and Circuits

Characterization and modeling of clock skew with process variations

Modeling and simulation of IC and package power/ground network

Laminate package trends for high-speed system interconnects

A system-level circuit model for multi- and single-chip CPUs

A first generation generic system simulator (GENESYS) and its relation to the NTRS

Similar Documents

A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001

A hierarchical block-based modeling methodology for SoC in GENESYS

Trends in microelectronics packaging and interconnection

Thin Film Programmable Interconnect Arrays

Integrating Through-Wafer Interconnects With Active Devices and Circuits

Characterization and modeling of clock skew with process variations

Modeling and simulation of IC and package power/ground network

Laminate package trends for high-speed system interconnects

A system-level circuit model for multi- and single-chip CPUs

A first generation generic system simulator (GENESYS) and its relation to the NTRS