NDLI: A conditional resource sharing method for behavioral synthesis of highly testable data paths

Content Provider	IEEE Xplore Digital Library
Author	Lee, T.-C. Jha, N.K. Wolf, W.H.
Copyright Year	1993
Description	Author affiliation: Dept. of Electr. Eng., Princeton Univ., NJ, USA (Lee, T.-C.; Jha, N.K.; Wolf, W.H.)
Abstract	Existing conditional resource sharing methods using in behavioral synthesis focus on area and performance optimization and do not consider testability. This paper extends our previous work to handle conditional branches. A hierarchical control-data flow graph (HCDFG) is used to model the system behavior. A postorder traversal of the HCDFG is employed to reduce sequential depths and loops for testability synthesis. Experimental results for the benchmarks show that our method, with no a priori test strategy assumption, can achieve higher fault coverage in shorter test generation time than an algorithm which disregards testability, and, with partial scan test assumption, can have high testability with fewer scan registers than some design-for-test methods.
Starting Page	744
Ending Page	753
File Size	955075
Page Count	10
File Format	PDF
ISBN	0780314301
DOI	10.1109/TEST.1993.470628
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-10-17
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resource management Circuit testing Circuit synthesis System testing Automatic testing Control system synthesis Design for testability Optimization Flow graphs Benchmark testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments

Behavioral synthesis for easy testability in data path allocation

A high-level synthesis method for weakly testable data paths

Behavioral synthesis of testable designs

Easily testable data path allocation using input/output registers

A synthesis algorithm for pipelined data paths with conditional module sharing

A data path synthesis method for self-testable designs

High level synthesis methodology for on-line testability optimization

Enhancing high-level control-flow for improved testability

A conditional resource sharing method for behavioral synthesis of highly testable data paths

Similar Documents

Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments

Behavioral synthesis for easy testability in data path allocation

A high-level synthesis method for weakly testable data paths

Behavioral synthesis of testable designs

Easily testable data path allocation using input/output registers

A synthesis algorithm for pipelined data paths with conditional module sharing

A data path synthesis method for self-testable designs

High level synthesis methodology for on-line testability optimization

Enhancing high-level control-flow for improved testability

A conditional resource sharing method for behavioral synthesis of highly testable data paths