NDLI: Template generation and selection algorithms

Content Provider	IEEE Xplore Digital Library
Author	Yuanqing Guo Smit, G.J.M. Broersma, H. Heysters, P.M.
Copyright Year	2003
Description	Author affiliation: Twente Univ., Enschede, Netherlands (Yuanqing Guo; Smit, G.J.M.; Broersma, H.; Heysters, P.M.)
Abstract	The availability of high-level design entry tooling is crucial for the viability of any reconfigurable SoC architecture. This paper presents a template generation method to extract functional equivalent structures, i.e. templates, from a control data flow graph. By inspecting the graph the algorithm generates all the possible templates and the corresponding matches. Using unique serial numbers and circle numbers the algorithm can find all distinct templates with multiple outputs. The template selection algorithm shows how this information can be used in compilers for reconfigurable systems. The objective of the template selection algorithm is to find an efficient cover for an application graph with a minimal number of distinct templates and minimal number of matches.
Sponsorship	IEEE Circuits & Syst. Soc. IEEE - Canada (region 7) Micronet R&D Canadian Microelectron. Corp. iCore Univ. Calgary, Canada IEEE Circuits & Syst. Soc.'s Tech. Committee on Commun
Starting Page	2
Ending Page	5
File Size	311127
Page Count	4
File Format	PDF
ISBN	076951944X
DOI	10.1109/IWSOC.2003.1212995
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-02
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Tiles Flow graphs System-on-a-chip VLIW Clustering algorithms Programmable logic arrays Electronic mail Data mining Multimedia systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Minimization of logical functions system by fuzzy clusterization

Automatic layout of scalable embedded field programmable gate array

Platform-based synthesis for field-programmable SOCs

A new high performance field programmable gate array family

Fast Boolean matching for field-programmable gate arrays

A CPLD design of a self-organizing system for data clustering

The Case for Embedded Networks on Chip on Field-Programmable Gate Arrays

Fuzzy clusterization for logical function system minimization

High-level specification and logic implementation of single-chip multiprocessor systems based on a configurable router

Template generation and selection algorithms

Similar Documents

Minimization of logical functions system by fuzzy clusterization

Automatic layout of scalable embedded field programmable gate array

Platform-based synthesis for field-programmable SOCs

A new high performance field programmable gate array family

Fast Boolean matching for field-programmable gate arrays

A CPLD design of a self-organizing system for data clustering

The Case for Embedded Networks on Chip on Field-Programmable Gate Arrays

Fuzzy clusterization for logical function system minimization

High-level specification and logic implementation of single-chip multiprocessor systems based on a configurable router

Template generation and selection algorithms