NDLI: Additional Reviewers

Please wait, while we are loading the content...

2015 25th International Conference on Field Programmable Logic and Applications (FPL)

2014 24th International Conference on Field Programmable Logic and Applications (FPL)

2013 23rd International Conference on Field programmable Logic and Applications

22nd International Conference on Field Programmable Logic and Applications (FPL)

2011 21st International Conference on Field Programmable Logic and Applications

2010 International Conference on Field Programmable Logic and Applications

Table of Contents

Message from Conference Chairs

Message from Steering Committee

Steering Committee

Program Committee

Additional Reviewers

An FPGA-based Transverse Multibunch Feedback System for Diamond Light Source

Control Techniques for Coupling a Coarse-Grain Reconfigurable Array with a Generic RISC Core

Exploiting Dynamic Reconfiguration for FPGA Based Network Intrusion Detection Systems

A Scalable, High-Performance Motion Estimation Application for a Weakly-Programmable FPGA Architecture

Synthesis of Floating-Point Addition Clusters on FPGAs Using Carry-Save Arithmetic

An FPGA Based Hybrid Processor Emulation Platform

Parallelizing Simulated Annealing-Based Placement Using GPGPU

Efficiently Generating FPGA Configurations through a Stack Machine

Optimization of Regular Expression Pattern Matching Circuit Using At-Most Two-Hot Encoding on FPGA

A Reconfigurable System Based on a Parallel and Pipelined Solution for Regular Expression Matching

Automation Framework for Large-Scale Regular Expression Matching on FPGA

Real-Time Classification of Multimedia Traffic Using FPGA

Parallel Hardware Implementation of Connected Component Tree Computation

Run-Time Scalable Systolic Coprocessors for Flexible Multimedia SoPCs

FPGA-Optimised Uniform Random Number Generators Using LUTs and Shift Registers

High-Performance Integer Factoring with Reconfigurable Devices

Mapping Multiple Multivariate Gaussian Random Number Generators on an FPGA

Advanced Multithreading Architecture with Hardware Based Scheduling

Thermal Gradient Aware Clock Skew Scheduling for FPGAs

A Reconfigurable Computing Scheduler Optimized for Multicore Systems

An Interior Point Optimization Solver for Real Time Inter-frame Collision Detection: Exploring Resource-Accuracy-Platform Tradeoffs

GPU Versus FPGA for High Productivity Computing

Parallelizing FPGA Technology Mapping Using Graphics Processing Units (GPUs)

Breaking Elliptic Curve Cryptosystems Using Reconfigurable Hardware

Investigation of a Masking Countermeasure against Side-Channel Attacks for RISC-based Processor Architectures

Implementing Rainbow Tables in High-End FPGAs for Super-Fast Password Cracking

Detecting Patterns in Various Size and Angle Using FPGA

Real-Time Processing of Contrast Limited Adaptive Histogram Equalization on FPGA

Evaluation of Fault-Mitigation Schemes for Fault-Tolerant Dynamic MPSoC

Run-Time Reconfiguration for a Reconfigurable Algorithmic Trading Engine

Sum of Absolute Difference Implementations for Image Processing on FPGAs

Pixel Similarity Based Computation and Power Reduction Technique for H.264 Intra Prediction

Exploiting Architectural Similarities and Mode Sequencing in Joint Cost Optimization of Multi-mode FIR Filters

Secure Protocol Implementation for Remote Bitstream Update Preventing Replay Attacks on FPGA

Online Routing Fault Detection for Reconfigurable NoC

Self-Aware Adaptation in FPGA-based Systems

Self-Test and Adaptation for Random Variations in Reliability

Memory System for a Dynamically Adaptable Pixel Stream Architecture

Test Compression for Dynamically Reconfigurable Processors

A Reconfigurable Analog Processor Based on FPAA with Coarse-Grained, Heterogeneous Configurable Analog Blocks

Customized Exposed Datapath Soft-Core Design Flow with Compiler Support

A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier

Improving QoS of Multi-layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers

A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs

Design and Implementation of an Object-Oriented Framework for Dynamic Partial Reconfiguration

Erlang Inspired Hardware

IP Based Configurable SIMD Massively Parallel SoC

FPGA Based Engines for Genetic and Memetic Algorithms

Proof-Carrying Hardware: Runtime Formal Verification for Secure Dynamic Reconfiguration

Robust FPGA Design under Variations

On Identifying Segments of Traces for Dynamic Compilation

On Identifying Patterns in Code Repositories to Assist the Generation of Hardware Templates

Software Managed Distributed Memories in MPPAs

Design and Implementation of Real-Time Transactional Memory

Rapid Application Development on Multi-processor Reconfigurable Systems

Survey of New Trends in Industry for Programmable Hardware: FPGAs, MPPAs, MPSoCs, Structured ASICs, eFPGAs and New Wave of Innovation in FPGAs

First Prototype of a Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells

COGRE: A Configuration Memory Reduced Reconfigurable Logic Cell Architecture for Area Minimization

PrEsto: An FPGA-accelerated Power Estimation Methodology for Complex Systems

Enhancing FPGA Device Capabilities by the Automatic Logic Mapping to Additive Carry Chains

Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA

A Cost-Effective Technique for Mapping BLUTs to QLUTs in FPGAs

Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique

Generation of Deterministic MCU/FPGA Hybrid Systems from UML Activities

Real-Time Fault Detection and Diagnostics Using FPGA-based Architectures

A Novel Mechanism for Effective Hardware Task Preemption in Dynamically Reconfigurable Systems

NIFD: Non-intrusive FPGA Debugger -- Debugging FPGA 'Threads' for Rapid HW/SW Systems Prototyping

Exploration of Short Reads Genome Mapping in Hardware

Reconfigurable Control Variate Monte-Carlo Designs for Pricing Exotic Options

Ultra-low-Power Ultra-fast Hybrid CNEMS-CMOS FPGA

High Density Asynchronous LUT Based on Non-volatile MRAM Technology

Managing Short-Lived and Long-Lived Values in Coarse-Grained Reconfigurable Arrays

Design and FPGA Implementation of a 2nd Order Adaptive Delta Sigma Modulator with One Bit Quantization

Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA

FPGA Implementations of the Round Two SHA-3 Candidates

ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing

ATHENa - Automated Tool for Hardware EvaluatioN: Toward Fair and Comprehensive Benchmarking of Cryptographic Hardware Using FPGAs

Pipelined FPGA Adders

Degradation Analysis and Mitigation in FPGAs

A Karatsuba-Based Montgomery Multiplier

Using Hard Macros to Reduce FPGA Compilation Time

SeqHive: A Reconfigurable Computer Cluster for Genome Re-sequencing

Reconfigurable Systems for the Zuker and Predator Algorithms for Secondary Structure Prediction of Genetic Data

LavA: An Open Platform for Rapid Prototyping of MPSoCs

OpenRCL: Low-Power High-Performance Computing with Reconfigurable Devices

Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA

A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor

A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation

Early Prediction of Hardware Complexity in HLL-to-HDL Translation

An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier

Efficient FPGA Modular Multiplication and Exponentiation Architectures Using Digit Serial Computation

Accurate Time-to-Digital Converter Based on Xilinx's Digital Clock Managers

Dynamically Reconfigurable Vision-Chip Architecture

Flexible and Modular Support for Timing Functions in High Performance Networking Acceleration

FPGA Based Network Traffic Analysis Using Traffic Dispersion Patterns

Reconfigurable Hardware for Power-over-Fiber Applications

Efficient FPGA Resynthesis Using Precomputed LUT Structures

Increasing Design Productivity through Core Reuse, Meta-data Encapsulation, and Synthesis

Finding System-Level Information and Analyzing Its Correlation to FPGA Placement

FPGA-accelerated Attractor Computation of Scale Free Gene Regulatory Networks

A Reconfigurable Hebbian Eigenfilter for Neurophysiological Spike Train Analysis

An FPGA-based High-Speed, Low-Latency Processing System for High-Energy Physics

FEM: A Step Towards a Common Memory Layout for FPGA Based Accelerators

Multiplicative Square Root Algorithms for FPGAs

A Compact Transactional Memory Multiprocessor System on FPGA

Field Programmable Gate Array Implementation of Parts-Based Object Detection for Real Time Video Applications

General Purpose Computing with Reconfigurable Acceleration

MalCoBox: Designing a 10 Gb/s Malware Collection Honeypot Using Reconfigurable Technology

Short-Circuits on FPGAs Caused by Partial Runtime Reconfiguration

Dynamic Reconfiguration Optimisation with Streaming Data Decompression

Fast and Low-Memory-Bandwidth Architecture of SIFT Descriptor Generation with Scalability on Speed and Accuracy for VGA Video

Publisher's Information

2009 International Conference on Field Programmable Logic and Applications

2008 International Conference on Field Programmable Logic and Applications

2007 International Conference on Field Programmable Logic and Applications

2006 International Conference on Field Programmable Logic and Applications

International Conference on Field Programmable Logic and Applications, 2005.

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in