NDLI: Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects

Content Provider	IEEE Xplore Digital Library
Author	Ying Zhang Huawei Li Xiaowei Li Yu Hu
Copyright Year	2008
Description	Author affiliation: Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing (Ying Zhang; Huawei Li; Xiaowei Li; Yu Hu)
Abstract	Crosstalk effects and soft errors on interconnects have been increasingly serious, which affects normal communication among cores. Therefore, it is desirable to design a reliable bus system without causing unacceptable performance reduction. In this paper, a new bus encoding method based on codeword selection is presented for enduring crosstalk-induced effects, which can avoid crosstalk and provide error correction as well. This method finds a subset from crosstalk avoidance code (CAC) to provide error correction. It can avoid crosstalk induced by late signal transition on checking bits in the previous methods. Extra wires for checking bus are never required in the proposed method. Experiment shows that the method reduces 6% wire overhead compared to the former methods. And it can also improve bus performance and reduce power dissipation.
Starting Page	377
Ending Page	382
File Size	231383
Page Count	6
File Format	PDF
ISBN	9780769531236
ISSN	10930167
DOI	10.1109/VTS.2008.46
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-04-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Crosstalk Error correction codes Wires Delay Encoding Very large scale integration Power system interconnection Digital audio players Error correction Capacitance Reliable Bus Codeword Selection Crosstalk Avoidance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An optimization of bus interconnects pitch for low-power and reliable bus encoding scheme

Information theoretic capacity of long on-chip interconnects in the presence of crosstalk

Error-correction and crosstalk avoidance in DSM busses

Crosstalk avoidance and error-correction coding for coupled RLC interconnects

A Novel Encoding Scheme for Delay and Energy Minimization in VLSI Interconnects with Built-In Error Detection

Coding for Minimizing Energy in VLSI Interconnects

Impact of process variations on bus-encoding schemes for delay minimization in VLSI interconnects

Selected crosstalk avoidance code for reliable network-on-chip (2009)

Irredundant address bus encoding techniques based on adaptive codebooks for low power

Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects

Similar Documents

An optimization of bus interconnects pitch for low-power and reliable bus encoding scheme

Information theoretic capacity of long on-chip interconnects in the presence of crosstalk

Error-correction and crosstalk avoidance in DSM busses

Crosstalk avoidance and error-correction coding for coupled RLC interconnects

A Novel Encoding Scheme for Delay and Energy Minimization in VLSI Interconnects with Built-In Error Detection

Coding for Minimizing Energy in VLSI Interconnects

Impact of process variations on bus-encoding schemes for delay minimization in VLSI interconnects

Selected crosstalk avoidance code for reliable network-on-chip (2009)

Irredundant address bus encoding techniques based on adaptive codebooks for low power

Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects