NDLI: An economic selecting model for DFT strategies

Please wait, while we are loading the content...

2015 IEEE 33rd VLSI Test Symposium (VTS)

2014 IEEE 32nd VLSI Test Symposium (VTS)

2013 IEEE 31st VLSI Test Symposium (VTS)

2012 IEEE 30th VLSI Test Symposium (VTS)

29th VLSI Test Symposium

2010 28th VLSI Test Symposium (VTS)

2009 27th IEEE VLSI Test Symposium

26th IEEE VLSI Test Symposium (vts 2008)

25th IEEE VLSI Test Symposium (VTS'07)

24th IEEE VLSI Test Symposium

23rd IEEE VLSI Test Symposium (VTS'05)

Proceedings. 23rd IEEE VLSI Test Symposium

Steering Committee

Program Committee

Acknowledgments

Test Technology Technical Council

Test technology educational program: Overview of tutorials

VTS 2004 Best Paper Award

VTS 2004 Best Panel Award

VTS 2004 Best Innovative Practices Session Award

A built-in self-test method for write-only content addressable memories

Flash memory built-in self-diagnosis with test mode control

Highly configurable programmable built-in self test architecture for high-speed memories

Transition tests for high performance microprocessors

On silicon-based speed path identification

At-speed transition fault testing with low speed scan enable

1C: IP Session ¿ Multisite Testing

Minimal March tests for unlinked static faults in random access memories

Modeling and testing comparison faults for ternary content addressable memories

SRAM retention testing: zero incremental time integration with March algorithms

Meeting the test challenges of the 1 Gbps parallel RapidIO/spl reg/ interface with new automatic test equipment capabilities

Cantilever type probe card for at-speed memory test on wafer

Low cost scheme for on-line clock skew compensation

2C: IP Session - DFT for SoCs in Wireless Applications [Breaker page]

Implementing a scheme for external deterministic self-test

On a software-based self-test methodology and its application

Synthesis of X-tolerant convolutional compactors

An efficient random jitter measurement technique using fast comparator sampling

On-chip spectrum analyzer for analog built-in self test

Production test methods for measuring 'out-of-band' interference of ultra wide band (UWB) devices

3C: IP Session - Soft Errors [Breaker page]

Towards an understanding of no trouble found devices

Reducing pattern delay variations for screening frequency dependent defects

Effective TARO pattern generation

4B: IP Session - Adaptive Test [breaker page]

4C: IP Session - High Speed I/O Test [breaker page]

5a: Panel session ¿ Robust design from unreliable components: Why? When? How?

5B: emerging technologies - reliable and fault-tolerant wireless sensor networks

A new algorithm for dynamic faults detection in RAMs

Data retention fault in SRAM memories: analysis and detection procedures

Test and characterization of a variable-capacity multilevel DRAM

A BIST scheme for FPGA interconnect delay faults

Soft error mitigation for SRAM-based FPGAs

On-chip electro-thermal stimulus generation for a MEMS-based magnetic field sensor

6C: IP Session - IP in Wireless Testing [breaker page]

Measures to improve delay fault testing on low-cost testers - a case study

Pseudo-functional scan-based BIST for delay fault

Static compaction of delay tests considering power supply noise

Built-in test of RF components using mapped feature extraction sensors

A CMOS RF RMS detector for built-in testing of wireless transceivers

Low-cost alternate EVM test for wireless receiver systems

7C: IP Session: Embedded Memory Test & Repair Drives Higher Yield in Nanometer Technologies [Breaker page]

On low-capture-power test generation for scan testing

Reductions of instantaneous power by ripple scan clocking

Jump scan: a DFT technique for low power testing

Survey of design and process failure modes for high-speed SerDes in nanometer CMOS

Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS

Design of adaptive nanometer digital systems for effective control of soft error tolerance

8C: IP Session - Test Resource Partitioning in Action [Breaker page]

9A: Embedded Tutorial: Test with Variations - How Much Can Be Solved in the Design Process? [Breaker page]

9C: Panel Session - Are DFT and Manufacturing Test Good Boosts for DFM? [Breaker page]

Synthesis of low power CED circuits based on parity codes

Defect tolerance for gracefully-degradable microfluidics-based biochips

Closed-form simulation and robustness models for SEU-tolerant design

Experimental evaluation of bridge patterns for a high performance microprocessor

Resistive Bridge fault model evolution from conventional to ultra deep submicron

Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking

10C: IP Session - SoC Test Practices in Japan [Breaker page]

Hierarchical compactor design for diagnosis in deterministic logic BIST

Diagnosis of arbitrary defects using neighborhood function extraction

Diagnosis of the failing component in RF receivers through adaptive full-path measurements

A BIST scheme for testing analog-to-digital converters with digital response analyses

Testing the interconnect networks and I/O resources of field programmable analog arrays

Constructive derivation of analog specification test criteria

11C: IP Session - Delay Fault Testing: Industrial Case Studies [Breaker page]

Segmented addressable scan architecture

An economic selecting model for DFT strategies

Unsatisfiability based efficient design for testability solution for register-transfer level circuits

Defect screening using independent component analysis on I/sub DDQ/

Hardware results demonstrating defect detection using power supply signal measurements

Pattern generation and estimation for power supply noise analysis

12C: IP Session - On the Way from DFT to DFM ... Looking for Systematic Marginalities [Breaker page]

13A: Panel Session - IEEE 1500: Embedded Core-Based Test Standard: Why Should I Adopt It? [Breaker page]

13B: Hot Topic Session - Test and DFM: Managing Yield at 90nm and below [Breaker page]

13C: Panel Session - Analog TRP: Is Convergence on Horizon? [Breaker page]

22nd IEEE VLSI Test Symposium, 2004. Proceedings.

Proceedings. 21st VLSI Test Symposium, 2003.

Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)

Proceedings 19th IEEE VLSI Test Symposium. VTS 2001

Proceedings 18th IEEE VLSI Test Symposium

Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)

Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)

Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)

Proceedings of 14th VLSI Test Symposium

Proceedings 13th IEEE VLSI Test Symposium

Proceedings of IEEE VLSI Test Symposium

Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium

Digest of Papers. 1992 IEEE VLSI Test Symposium

Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's

An economic selecting model for DFT strategies

Content Provider	IEEE Xplore Digital Library
Author	Yu-Ting Lin Ambler, T.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Texas, Austin, TX, USA (Yu-Ting Lin; Ambler, T.)
Abstract	Exploiting the knowledge-based technology and multi-objective analysis, this paper presents a selecting model and its prototype implementation for design for testability (DFT) strategies. Cores to the knowledge-based selecting are decision tree-based knowledge representation models. Keys to the decision tree model are human-like decision procedures and time elimination of defining cost related equations. Test runs over a design-and-test compatible environment demonstrate both feasibility and potential effectiveness of the decision tree selecting model to support both the current and future needs of VLSI testing.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council (TTTC)
Starting Page	412
Ending Page	417
File Size	176281
Page Count	6
File Format	PDF
ISBN	0769523145
ISSN	10930167
DOI	10.1109/VTS.2005.29
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decision trees Data mining Design for testability Sensitivity analysis Decision making Logic testing Costs Environmental economics Knowledge representation Graphical user interfaces
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in