NDLI: The left edge algorithm and the tree growing technique in block-test scheduling under power constraints

Please wait, while we are loading the content...

2015 IEEE 33rd VLSI Test Symposium (VTS)

2014 IEEE 32nd VLSI Test Symposium (VTS)

2013 IEEE 31st VLSI Test Symposium (VTS)

2012 IEEE 30th VLSI Test Symposium (VTS)

29th VLSI Test Symposium

2010 28th VLSI Test Symposium (VTS)

2009 27th IEEE VLSI Test Symposium

26th IEEE VLSI Test Symposium (vts 2008)

25th IEEE VLSI Test Symposium (VTS'07)

24th IEEE VLSI Test Symposium

23rd IEEE VLSI Test Symposium (VTS'05)

22nd IEEE VLSI Test Symposium, 2004. Proceedings.

Proceedings. 21st VLSI Test Symposium, 2003.

Proceedings 20th IEEE VLSI Test Symposium (VTS 2002)

Proceedings 19th IEEE VLSI Test Symposium. VTS 2001

Proceedings 18th IEEE VLSI Test Symposium

At-speed testing of delay faults for Motorola's MPC7400, a PowerPC/sup TM/ microprocessor

Validation of PowerPC/sup TM/ custom memories using symbolic simulation

On testing the path delay faults of a microprocessor using its instruction set

Low power/energy BIST scheme for datapaths

Low power BIST via non-linear hybrid cellular automata

Static compaction techniques to control scan vector power dissipation

Silicon-on-insulator technology impacts on SRAM testing

Timing analysis of combinational circuits including capacitive coupling and statistical process variation

Self-checking circuits versus realistic faults in very deep submicron

BSM2: next generation boundary-scan master

Virtual scan chains: a means for reducing scan length in cores

A rapid and scalable diagnosis scheme for BIST environments with a large number of scan chains

A framework to minimize test escape and yield loss during I/sub DDQ/ testing: a case study

Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis

PROBE: a PPSFP simulator for resistive bridging faults

Test data compression for system-on-a-chip using Golomb codes

Test and debug of networking SoCs-a case study

Design of system-on-a-chip test access architectures using integer linear programming

Test generation for accurate prediction of analog specifications

A comprehensive TDM comparator scheme for effective analysis of oscillation-based test

Test selection based on high level fault simulation for mixed-signal systems

Integrating logic BIST in VLSI designs with embedded memories

Synthesis for arithmetic built-in self-test

A general BIST-amenable method of test generation for iterative logic arrays

Cold delay defect screening

Thermal testing: fault location strategies

Detection of CMOS defects under variable processing conditions

SIFAR: static test compaction for synchronous sequential circuits based on single fault restoration

Space compaction of test responses for IP cores using orthogonal transmission functions

ESIM: a multimodel design error and fault simulator for logic circuits

An effective defect-oriented BIST architecture for high-speed phase-locked loops

Characterization of a pseudo-random testing technique for analog and mixed-signal built-in-self-test

Hardware resource minimization for histogram-based ADC BIST

DEFUSE: a deterministic functional self-test methodology for processors

Testing, verification, and diagnosis in the presence of unknowns

Using arithmetic transform for verification of datapath circuits via error modeling

Functional memory faults: a formal notation and a taxonomy

Simulation-based test algorithm generation for random access memories

Detection of inter-port faults in multi-port static RAMs

Detectability conditions for interconnection open defects

A technique for logic fault diagnosis of interconnect open defects

Fault detection methodology and BIST method for 2nd order Butterworth, Chebyshev and Bessel filter approximations

Bounding circuit delay by testing a very small subset of paths

On test set generation for efficient path delay fault diagnosis

A low-speed BIST framework for high-performance circuit testing

Hidden Markov and independence models with patterns for sequential BIST

Reducing test application time for built-in-self-test test pattern generators

Linear independence as evaluation criterion for two-dimensional test pattern generators

P1450.1: STIL for the simulation environment

Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method

Crosstalk effect removal for analog measurement in analog test bus

High-level observability for effective high-level ATPG

The left edge algorithm and the tree growing technique in block-test scheduling under power constraints

Testability alternatives exploration through functional testing

Efficient diagnosis of single/double bridging faults with Delta Iddq probabilistic signatures and Viterbi algorithm

Delta Iddq for testing reliability

Clustering based evaluation of I/sub DDQ/ measurements: applications in testing and classification of ICs

Fault escapes in duplex systems

Invariance-based on-line test for RTL controller-datapath circuits

Word-voter: a new voter design for triple modular redundant systems

Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146)

Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)

Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)

Proceedings of 14th VLSI Test Symposium

Proceedings 13th IEEE VLSI Test Symposium

Proceedings of IEEE VLSI Test Symposium

Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium

Digest of Papers. 1992 IEEE VLSI Test Symposium

Digest of Papers 1991 VLSI Test Symposium 'Chip-to-System Test Concerns for the 90's

The left edge algorithm and the tree growing technique in block-test scheduling under power constraints

Content Provider	IEEE Xplore Digital Library
Author	Muresan, V. Wang, X. Muresan, V. Vladutiu, M.
Copyright Year	2000
Description	Author affiliation: Dublin City Univ., Ireland (Muresan, V.)
Abstract	The left-edge algorithm is adapted in this paper to deal with the problem of unequal-length block-test scheduling under power dissipation constraints. An extended tree growing technique is used in combination with the left-edge algorithm in order to improve the test concurrency under power dissipation limits. A test scheduling example is discussed highlighting further research directions towards an efficient system-level test scheduling algorithm.
Starting Page	417
Ending Page	422
File Size	129601
Page Count	6
File Format	PDF
ISBN	0769506135
ISSN	10930167
DOI	10.1109/VTEST.2000.843873
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-04-30
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Scheduling algorithm Logic testing System testing Power dissipation Very large scale integration Concurrent computing Performance evaluation Clocks Digital systems Built-in self-test
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in