NDLI: Data logging solution for digital signal processors

Content Provider	IEEE Xplore Digital Library
Author	Newberry, B. Conrad, J.M.
Copyright Year	2007
Description	Author affiliation: Nekton Res., Inc. (Newberry, B.)
Abstract	Digital signal processors (DSPs) are some of the most powerful processors in the world. With clock speeds topping 1 GHz and architectures capable of performing multiple instructions per clock cycle, they are ideally suited for working with audio and video signals with high data rates. The signal processing algorithms that are used to analyze such data are complex and can be difficult to debug if results are not as expected. Having the ability to store the data that is being analyzed by the DSP allows for post processing of data so that the algorithm can be perfected outside of actual testing conditions. This capability of "playback" can drastically reduce the time and cost of system testing. For this purpose, an embedded DSP data logger was designed to store audio data that is being collected and analyzed by a DSP. The data logger is designed to download audio data from the DSP at a high rate, store the audio data as a binary file on a static storage medium, and be able to upload the data to a separate PC from the static storage medium.
Starting Page	247
Ending Page	252
File Size	300376
Page Count	6
File Format	PDF
ISBN	1424410282
DOI	10.1109/SECON.2007.342895
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-03-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processors Digital signal processing Testing Frequency Signal processing algorithms Global Positioning System Data analysis Operating systems Satellite navigation systems Underwater vehicles
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementation of tightly coupled GPS/INS navigation algorithm on DSP

Research of GPS simulation technique

Design and implementation of portable GNSS baseband logger

A Design Approach for a GPS User Segment for Aerospace Vehicles

The Study of PCI-Based GPS Development Platform

A Flexible FPGA/DSP Board for GNSS Receivers Design

An analysis of real time implementation of fourier transform-based frequency recognition algorithms

Study of signal combining methodologies for future GPS flexible navigation payload (Part II)

A Fast Satellite Selection Algorithm: Beyond Four Satellites

Data logging solution for digital signal processors

Similar Documents

Implementation of tightly coupled GPS/INS navigation algorithm on DSP

Research of GPS simulation technique

Design and implementation of portable GNSS baseband logger

A Design Approach for a GPS User Segment for Aerospace Vehicles

The Study of PCI-Based GPS Development Platform

A Flexible FPGA/DSP Board for GNSS Receivers Design

An analysis of real time implementation of fourier transform-based frequency recognition algorithms

Study of signal combining methodologies for future GPS flexible navigation payload (Part II)

A Fast Satellite Selection Algorithm: Beyond Four Satellites

Data logging solution for digital signal processors