NDLI: ES5: Can RF SoCs (Self)test their own RF?

Content Provider	IEEE Xplore Digital Library
Author	Staszewski, R. Bogdan Rudell, Jacques C.
Copyright Year	2010
Description	Author affiliation: University of Washington, Seattle, USA (Rudell, Jacques C.) \|\| Delft University of Technology, The Netherlands (Staszewski, R. Bogdan)
Abstract	RF testing is an increasingly critical component of modern RF SoC's. While digital logic and memory tests have all become largely automated and inexpensive through built-in self-test (BIST), testing for RF parameter compliance of a wireless standard is time consuming and commands a significant fraction of the total SoC cost. Due to the conventional need for large and expensive RF test equipment, these tests limit the SoC manufacturing throughput (about 3 million cell phones are manufactured per day!) and cannot accommodate other parts of SoC lifecycles, such as on-wafer testing. At the same time, the stakes are much higher in RF SoC's: A failing RF circuit means throwing away the perfectly working digital/memory section occupying most of the die. Recent publications have proposed to exploit the increasing abundance and intelligence of the on-die digital logic to test its RF part in order to reduce the complexity of external test equipment or even eliminate it entirely. With the external equipment bottleneck gone, massively- parallel tests of hundreds or thousands of IC chips can be carried out simultaneously, thus greatly reducing the average test time. Although it imposes limitations, the self-testing can open up new avenues, such as on-wafer or on-die (i.e., pre-packaging) and in-field (i.e., during customer use) verification of RF performance. Since RF-BIST is about manipulating internal signals, it could naturally assist with RF performance to improve parametric yield so that effective yield approaches that of defect density. Digital designers have mastered BIST long ago and now it is time for the RF community to embrace similar ideas. RF circuit and system designers need to pay close attention to it: Self-testing will affect the selection of RF front-end circuitry and architecture so it cannot be merely viewed as something confined to the back-end sections of a modem.
Starting Page	530
Ending Page	531
File Size	773932
Page Count	2
File Format	PDF
ISBN	9781424460335
ISSN	01936530
e-ISBN	9781424460366
DOI	10.1109/ISSCC.2010.5433876
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-02-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Logic testing Built-in self-test Circuit testing Automatic testing Test equipment Life testing Manufacturing Integrated circuit testing Costs
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Electronic, Optical and Magnetic Materials

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Practices in Testing of Mixed-Signal and RF SoCs

Built-In Test of RF Mixers Using RF Amplitude Detectors

Unified fault management using Logic Built-In Self-Test and logic bitmap

Strategic Test Cost Reduction with On-Chip Measurement Circuitry for RF Transceiver Front-Ends - An Overview

Predictive Test Technique for Diagnosis of RF CMOS Receivers

Built-in self-test: assuring system integrity

Manufacturing test of SoCs

Analysis and evaluation of multisite testing for VLSI

A global BIST methodology

ES5: Can RF SoCs (Self)test their own RF?

Similar Documents

Practices in Testing of Mixed-Signal and RF SoCs

Built-In Test of RF Mixers Using RF Amplitude Detectors

Unified fault management using Logic Built-In Self-Test and logic bitmap

Strategic Test Cost Reduction with On-Chip Measurement Circuitry for RF Transceiver Front-Ends - An Overview

Predictive Test Technique for Diagnosis of RF CMOS Receivers

Built-in self-test: assuring system integrity

Manufacturing test of SoCs

Analysis and evaluation of multisite testing for VLSI

A global BIST methodology

ES5: Can RF SoCs (Self)test their own RF?