NDLI: An Efficient Hybridization Scheme for Stacked Mesh 3D NoC Architecture

Content Provider	IEEE Xplore Digital Library
Author	Rahmani, A.-M. Liljeberg, P. Plosila, J. Tenhunen, H.
Copyright Year	2012
Abstract	Three-dimensional (3D) integration is a viable design paradigm to overcome the existing interconnect bottleneck in integrated systems and enhance system power/performance characteristics. In order to exploit the intrinsic capability of reducing the wire length in 3D ICs, stacked mesh 3D NoC architecture was proposed. However, this architecture suffers from naive and straightforward hybridization between NoC and bus media. In this paper, an efficient hybridization scheme is presented to enhance system performance, power consumption, and area of stacked mesh 3D NoC architectures. By utilizing a routing rule called LastZ the proposed hybridization scheme offers many advantages investigated in detail to emphasize the significant achievements. Our extensive simulations with synthetic and real benchmarks, including an integrated videoconference application show that compared to a typical 3D NoC-Bus Hybrid Mesh architecture, our hybridization scheme achieves significant power, performance, and area improvements.
Starting Page	507
Ending Page	514
File Size	346170
Page Count	8
File Format	PDF
ISBN	9781467302265
ISSN	10666192
DOI	10.1109/PDP.2012.70
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-02-15
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Three dimensional displays Routing Computer architecture Power demand Through-silicon vias Throughput Hybrid power systems NoC-Bus Hybridization 3D Networks-on-Chip Routing Algorithm 3D ICs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Stacked Mesh 3D NoC Architecture Enabling Congestion-Aware and Reliable Inter-layer Communication

LastZ: An Ultra Optimized 3D Networks-on-Chip Architecture

Power-Efficient Inter-Layer Communication Architectures for 3D NoC

BBVC-3D-NoC: An Efficient 3D NoC Architecture Using Bidirectional Bisynchronous Vertical Channels

Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures

Power and Thermal Analysis of Stacked Mesh 3D NoC Using AdaptiveXYZ Routing Algorithm

Partial-LastZ: An optimized hybridization technique for 3D NoC architecture enabling adaptive inter-layer communication

A 3D Network-on-Chip for stacked-die transactional chip multiprocessors using Through Silicon Vias

Enhancing Performance of 3D Interconnection Networks using Efficient Multicast Communication Protocol

An Efficient Hybridization Scheme for Stacked Mesh 3D NoC Architecture

Similar Documents

A Stacked Mesh 3D NoC Architecture Enabling Congestion-Aware and Reliable Inter-layer Communication

LastZ: An Ultra Optimized 3D Networks-on-Chip Architecture

Power-Efficient Inter-Layer Communication Architectures for 3D NoC

BBVC-3D-NoC: An Efficient 3D NoC Architecture Using Bidirectional Bisynchronous Vertical Channels

Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures

Power and Thermal Analysis of Stacked Mesh 3D NoC Using AdaptiveXYZ Routing Algorithm

Partial-LastZ: An optimized hybridization technique for 3D NoC architecture enabling adaptive inter-layer communication

A 3D Network-on-Chip for stacked-die transactional chip multiprocessors using Through Silicon Vias

Enhancing Performance of 3D Interconnection Networks using Efficient Multicast Communication Protocol

An Efficient Hybridization Scheme for Stacked Mesh 3D NoC Architecture