NDLI: A novel conflict-free memory and processor architecture for DVB-T2 LDPC decoding

Content Provider	IEEE Xplore Digital Library
Author	Jimenez-Pacheco, A. Dabeer, O.
Copyright Year	2011
Description	Author affiliation: Laboratoire de Communications Mobiles, School of Computer and Communication Sciences, EPFL Lausanne, Switzerland (Jimenez-Pacheco, A.) \|\| School of Technology & Computer Science, Tata Institute of Fundamental Research, Mumbai, India (Dabeer, O.)
Abstract	In this paper, we present a flexible architecture for an LDPC decoder that fully exploits the structure of the codes defined in the DVB-T2 standard (Digital Video Broadcasting — Second Generation Terrestrial). We propose a processor and memory architecture which uses the flooding schedule and has no memory access conflicts, which are encountered in serial schedule decoders proposed in the literature. Thus, unlike previous works, we do not require any extra logic or ad hoc designs to resolve memory conflicts. Despite the typically slower convergence of flooding schedule compared to serial schedule decoders, our architecture meets the throughput and BER requirements specified in the DVB-T2 standard. Our design allows a trade-off between memory size and performance by the selection of the number of bits per message without affecting the general memory arrangement. Besides, our architecture is not algorithm specific: any check-node message processing algorithm can be used (Sum-Product, Min-Sum, etc.) without modifying the basic architecture. Furthermore, by simply adding relevant small ROM tables, we get a decoder that is fully compatible with all three second generation DVB standards (DVB-T2, DVB-S2 and DVB-C2). We present simulation results to demonstrate the viability of our solution both functionally and in terms of the bit-error rate performance. We also discuss the memory requirements and the throughput of the architecture, and present preliminary synthesis results in CMOS 130nm technology.
Starting Page	1
Ending Page	7
File Size	971486
Page Count	7
File Format	PDF
ISBN	9781457706820
ISSN	2157023X
e-ISBN	9789638111777
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-10-05
Publisher Place	Hungary
Access Restriction	Subscribed
Rights Holder	HTE
Subject Keyword	Schedules Random access memory Computer architecture Parity check codes Decoding Read only memory Digital video broadcasting
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architecture and finite precision optimization for layered LDPC decoders

A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes

A novel conflict-free memory and processor architecture for dvb-t2 ldpc decoding.

Parity and column twist bit interleaver for DVB-T2 LDPC codes

FPGA prototyping of an ASIP LDPC decoder for the DVB-T2 standard

A novel partially parallel architecture for high-throughput LDPC Decoder for DVB-S2

DVB-T2 LDPC decoder with perfect conflict resolution

Implementation of LDPC decoder for L1 signaling in DVB-T2 transmission frame

Low cost LDPC decoder for DVB-S2

A novel conflict-free memory and processor architecture for DVB-T2 LDPC decoding

Similar Documents

Architecture and finite precision optimization for layered LDPC decoders

A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes

A novel conflict-free memory and processor architecture for dvb-t2 ldpc decoding.

Parity and column twist bit interleaver for DVB-T2 LDPC codes

FPGA prototyping of an ASIP LDPC decoder for the DVB-T2 standard

A novel partially parallel architecture for high-throughput LDPC Decoder for DVB-S2

DVB-T2 LDPC decoder with perfect conflict resolution

Implementation of LDPC decoder for L1 signaling in DVB-T2 transmission frame

Low cost LDPC decoder for DVB-S2

A novel conflict-free memory and processor architecture for DVB-T2 LDPC decoding