NDLI: Header compression in Handel-C-an Internet application and a new design language

Content Provider	IEEE Xplore Digital Library
Author	Torkelsson, K. Ditmar, J.
Copyright Year	2001
Description	Author affiliation: Ericsson Radio Syst. AB, Celoxica Ltd., UK (Torkelsson, K.)
Abstract	In the ESPRIT project "Software engineering for Hardware Design", a critical and complex function in the Ericsson IPv6 router RXI820 was designed. The router is optimized for voice transmission in the mobile base station network. IP Header Compression (RFC 2507), compresses and restores long headers of packets in point-to-point message streams improving bandwidth utilization and real-time characteristics. The function was implemented in FPGA technology using a new high-level design language based on the software language ANSI-C. The design method used is similar to methods for software design. The resulting hardware can be tested in full speed on a PCI-board. In a parallel effort, a second group of designers using the same specification implemented the same functionality using traditional hardware design methods and tools. This enabled us to compare the efficiency of the two design methods. Using the new methods, the design was completed 3-4 times faster with similar results in terms of speed and area. This can be attributed to support for sequential logic and a compact representation in the language and to a software-like design methodology with fast turnaround in the design environment.
Sponsorship	Euromicro
Starting Page	2
Ending Page	7
File Size	524629
Page Count	6
File Format	PDF
ISBN	0769512399
DOI	10.1109/DSD.2001.952110
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-09-04
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Internet Design methodology Hardware Design engineering Base stations Bandwidth Field programmable gate arrays Software design Testing Logic design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware partitioning software for dynamically reconfigurable SoC design

A reprogrammable gate array and applications

A Handel-C implementation of the back-propagation algorithm on field programmable gate arrays

FPGA Implementation of Frequency Output and Input Using Handel-C

New design flows for high density programmable logic designers

Project Spinnaker: a new generation of rapid prototyping system

Introduction of programmable gate arrays into an introductory logic design course

Design methodology for partial dynamic reconfiguration: a new degree of freedom in the HW/SW codesign

Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties

Header compression in Handel-C-an Internet application and a new design language

Similar Documents

Hardware partitioning software for dynamically reconfigurable SoC design

A reprogrammable gate array and applications

A Handel-C implementation of the back-propagation algorithm on field programmable gate arrays

FPGA Implementation of Frequency Output and Input Using Handel-C

New design flows for high density programmable logic designers

Project Spinnaker: a new generation of rapid prototyping system

Introduction of programmable gate arrays into an introductory logic design course

Design methodology for partial dynamic reconfiguration: a new degree of freedom in the HW/SW codesign

Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties

Header compression in Handel-C-an Internet application and a new design language