NDLI: Design and Evaluation of Burst-Mode Asynchronous 8-Bit Microprocessor Using Standard FPGA Development System

Content Provider	IEEE Xplore Digital Library
Author	Suto, T. Ichijo, K. Yoshioka, Y.
Copyright Year	2010
Abstract	Asynchronous circuits possibly have several potential advantages in comparison with synchronous one. In this paper, we attempt to introduce asynchronous circuit design method into the control unit of our 8-bit microprocessor by the burst-mode design method and implemented the asynchronous 8-bit microprocessor with outputs to observe all registers and the program counter by using a standard FPGA development system. And then we evaluate the following four features: the FPGA logic resource usage, the execution time per machine instruction and the power and energy consumption in comparison with the synchronous one using same standard FPGA development system. As future work, we will try to develop the fault tolerant asynchronous microprocessor by using output ports to observe all registers and the program counter within the microprocessor.
Starting Page	172
Ending Page	179
File Size	343269
Page Count	8
File Format	PDF
ISBN	9781424484478
ISSN	15505774
DOI	10.1109/DFT.2010.28
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-06
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microprocessors Asynchronous circuits Field programmable gate arrays Registers Radiation detectors Design methodology Fault tolerance fault tolerance Asynchronous circuit Asynchronous Finite State Machine Burst-Mode design method MINIMALIST FPGA 8-bit microprocessor
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Identification of critical variables using an FPGA-based fault injection framework

RAPTOR-Design: Refactorable Architecture Processor to Optimize Recurrent Design

Design of an Algorithmic State Machine Controlled, Field Programmable Gate Array Based 16-bit Microprocessor

SCFIT: A FPGA-based fault injection technique for SEU fault model

Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA

Design of Asynchronous Circuits on FPGAs for Soft Error Tolerance

Using VHDL to Improve an FPGA Based Educational Microcomputer

Situated learning on FPGA for superscalar microprocessor design education

The impact of copy-elements on QDI asynchronous FPGA interconnect structure

Design and Evaluation of Burst-Mode Asynchronous 8-Bit Microprocessor Using Standard FPGA Development System

Similar Documents

Identification of critical variables using an FPGA-based fault injection framework

RAPTOR-Design: Refactorable Architecture Processor to Optimize Recurrent Design

Design of an Algorithmic State Machine Controlled, Field Programmable Gate Array Based 16-bit Microprocessor

SCFIT: A FPGA-based fault injection technique for SEU fault model

Rapid Prototyping of Radiation-Tolerant Embedded Systems on FPGA

Design of Asynchronous Circuits on FPGAs for Soft Error Tolerance

Using VHDL to Improve an FPGA Based Educational Microcomputer

Situated learning on FPGA for superscalar microprocessor design education

The impact of copy-elements on QDI asynchronous FPGA interconnect structure

Design and Evaluation of Burst-Mode Asynchronous 8-Bit Microprocessor Using Standard FPGA Development System