NDLI: A fast radix 4 division algorithm

Please wait, while we are loading the content...

2015 IEEE International Symposium on Circuits and Systems (ISCAS)

2014 IEEE International Symposium on Circuits and Systems (ISCAS)

2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)

2012 IEEE International Conference on Circuits and Systems (ICCAS)

2012 IEEE International Symposium on Circuits and Systems

2011 IEEE International Symposium of Circuits and Systems (ISCAS)

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

2009 IEEE International Symposium on Circuits and Systems

2008 IEEE International Symposium on Circuits and Systems

2007 IEEE International Symposium on Circuits and Systems

2006 IEEE International Symposium on Circuits and Systems

2005 IEEE International Symposium on Circuits and Systems

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.

The IEEE International Symposium on Circuits and Systems, 2003. Tutorial Guide: ISCAS 2003.

2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)

Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97

1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96

Proceedings of ISCAS'95 - International Symposium on Circuits and Systems

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94

Volume 6 - 1994

Volume 5 - 1994

Volume 4 - 1994

From 100 milliwatts/MIPS to 10 microwatts/MIPS [low-power VLSI]

An all-N-logic high-speed single-phase dynamic CMOS logic

A glitch-free single-phase CMOS DFF for gigahertz applications

New CMOS differential logic circuits for true-single-phase pipelined systems

BiCMOS active-pull-down non-threshold logic circuits for high-speed low-power applications

Feedback-controlled enhance-pull-down BiCMOS for sub-3-V digital circuit

Analysis of timing jitter in CMOS ring oscillators

PLL/DLL system noise analysis for low jitter clock synthesizer design

A new retiming algorithm for circuit design

Design of an ASIC to implement a new data transfer protocol for high energy physics

5.8 Gb/s 16:1 multiplexer and 1:16 demultiplexer using 1.2 /spl mu/m BiCMOS

An efficient VLSI implementation of vector-radix 2-D DCT using mesh-connected 2-D array

A power-saving technique for bit-serial DSP ASICs

Design of novel serial-parallel inner-product processors

Area-time analysis of carry lookahead adders using enhanced multiple output domino logic

Pseudo-random vector compaction for sequential testability

A distributed reconfiguration controller for linear array harvest problem: hierarchically quasi-normalized neural approach

An efficient coding technique for multi-transform image representation

ASIC design of a generalized covariance matrix processor for DOA algorithms

Systematic design of multi-modulus/multi-function Residue Number System processors

CMOS reliability improvements through a new fault tolerant technique

Reconfigurable linear feedback register design, analysis and applications

Analog implementation of class-IV partial-response Viterbi detector

Real time solution of Laplace equation using analog VLSI circuits

A comparison of analog DFE architectures for disk-drive applications

High-speed FIR-filter architectures with scalable sample rates

Pulse-stream circuits for on-chip learning in analogue VLSI neural networks

High-speed monolithic read-out system for high energy physics experiments

Unification of speed, power, area, and reliability in CMOS tapered buffer design

An accurate and matching-free threshold voltage extraction scheme for MOS transistors

Continuous-time adaptive delay system

A low-cost strategy for testing analog filters

High sample rate architectures for block adaptive filters

A current-mode DTCNN universal chip

Tree-structure architecture and VLSI implementation for vector quantization algorithms

A 16/spl times/16-bit static CMOS wave-pipelined multiplier

High-throughput data compressor designs using content addressable memory

High performance CMOS macromodule layout synthesis

Synchronous traffic to asynchronous switch-fabric shaper

A low-power and low-complexity DCT/IDCT VLSI architecture based on backward Chebyshev recursion

Virtual hardware and the limits of computational speed-up

Wave-pipelining: is it practical?

The chip design of a 32-b logarithmic number system

On the reduction of reorder buffer size for discrete Fourier transform processor design

Circuit synthesis of clock distribution networks based on non-zero clock skew

Efficient algorithms for two and three-layer over-the-cell channel routing

An efficient four layer over-the-cell router

Comparative analysis of new CMOS leaf cells for OTC routing

Logic value assignment contribution to testability analysis

Improving the testability of VLSI circuits through partitioning

VLSI architectures for computing exponentiations, multiplicative inverses, and divisions in GF(2/sup m/)

A digit-serial architecture for gray-scale morphological filtering

A fast array architecture for block matching algorithm

VLSI architectures for hierarchical block matching

Convergence control of relaxation processes with fine-grain locally-connected two-scale automata networks

Optimization of real-time VLSI architectures for distributed arithmetic-based algorithms: application to HDTV filters

Partitioning and retiming of multi-dimensional systems

Multithreaded processor for image generation

A general approach to design VLSI arrays for the multi-dimensional discrete Hartley transform

A high performance FPGA with hierarchical interconnection structure

A 2 1/2 -dimensional systolic array architecture

Synthesis of fault tolerant architectures for molecular dynamics

A RISC controller with customisation facility for flexible system integration

Multipurpose chip for physiological measurements

A novel bit-serial design of comb filters for oversampling A/D converters

Use of multiplier blocks to reduce filter complexity

VLSI array processors implementation of block-state IIR digital filters

A fast DCT processor, based on special purpose CORDIC rotators

A 60-Mbaud single-chip QAM processor for the complete base-band signal processing of QAM demodulators

Current mode techniques for multiple valued arithmetic and logic

Synthesis of current mode building blocks for fuzzy logic control circuits

A switched-current /spl Sigma//spl Delta/ converter for direct photodiode interfacing

The design of fast asynchronous adder structures and their implementation using DCVS logic

General modular multiplication by block multiplication and table lookup

A pulse coded winner-take-all circuit

An approach for UIO generation for FSM verification and validation

A dual basis systolic divider for GF (2/sup m/)

A fast radix 4 division algorithm

Floating gate charge-sharing: a novel circuit for analog trimming

A multibit /spl Delta/-/spl Sigma/ D/A converter using a charge integrating sub-converter

A BiCMOS dynamic multiplier using Wallace tree reduction architecture and 1.5 V full-swing BiCMOS dynamic logic circuit

Simulating nonuniform lossy lines with frequency dependent parameters by the method of characteristics

Transient simulation of nonuniform transmission lines by asymptotic waveform evaluation

Current input TSPC latch for high speed, complex switching trees

Adaptive photoreceptor with wide dynamic range

A fast low-power driver for long interconnections in VLSI systems

A comparative study of single-phase clocked latches using estimation criteria

A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systems

Low power CMOS clock buffer

A fast CMOS voltage-controlled ring oscillator

Circuit implementation of a nonmonotone activation function

Volume 3 - 1994

Volume 2 - 1994

Volume 1 - 1994

1993 IEEE International Symposium on Circuits and Systems

[Proceedings] 1992 IEEE International Symposium on Circuits and Systems

1991., IEEE International Sympoisum on Circuits and Systems

IEEE International Symposium on Circuits and Systems

IEEE International Symposium on Circuits and Systems,

1988., IEEE International Symposium on Circuits and Systems

A fast radix 4 division algorithm

Content Provider	IEEE Xplore Digital Library
Author	Srinivas, H.R. Parhi, K.K.
Copyright Year	1994
Description	Author affiliation: Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN, USA (Srinivas, H.R.; Parhi, K.K.)
Abstract	In this paper we present a fast radix 4 division algorithm for floating point numbers based on Svoboda's division algorithm. The algorithm involves a simple recurrence with carry-free addition and employs pre-scaling of the operands, The quotient digits are determined by observing three most-significant radix 2 digits (msds) of the partial remainder and independent of the divisor. The proposed algorithm is faster than previously proposed radix 4 and radix 2 division algorithms, which require at least four digits of the partial remainder to be observed to determine a quotient digit. The speedup is achieved at cost of increase in area.<>
Starting Page	311
Ending Page	314
File Size	436114
Page Count	4
File Format	PDF
ISBN	078031915X
DOI	10.1109/ISCAS.1994.409259
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-05-30
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic Costs Floating-point arithmetic Contracts Hardware Delay effects Computer architecture
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in