NDLI: CMOS current-mode chaotic neurons

Content Provider	IEEE Xplore Digital Library
Author	Delgado-Restituto, M. Rodriguez-Vazquez, A.
Copyright Year	1994
Description	Author affiliation: Dept. of Analog Design, Centro Nacional de Microelectronica, Seville, Spain (Delgado-Restituto, M.; Rodriguez-Vazquez, A.)
Abstract	This paper presents two nonlinear CMOS current-mode circuits that implement neuron soma equations for chaotic neural networks, and another circuit to realize programmable current-mode synapse using CMOS-compatible BJT's. They have been fabricated in a double-metal, single-poly 1.6 /spl mu/m CMOS technology and their measured performance reached the expected function and specifications. The neuron soma circuits use a novel, highly accurate CMOS circuit strategy to realize piecewise-linear characteristics in the current-mode domain. Their prototypes obtain reduced area and low voltage power supply (down to 3 V) with clock frequency of 500 kHz. As regard to the synapse circuit, it obtains large linearity and continuous, linear, weight adjustment by exploration of the exponential-law operation of CMOS-BJT's. The full accordance observed between theory and measurements supports the development of future analog VLSI chaotic neural networks to emulate biological systems and advanced computation.<>
Starting Page	499
Ending Page	502
File Size	364261
Page Count	4
File Format	PDF
ISBN	078031915X
DOI	10.1109/ISCAS.1994.409635
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-05-30
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Chaos Neurons Neural networks CMOS technology Current mode circuits Nonlinear equations Piecewise linear techniques Prototypes Low voltage Power supplies
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Current-mode building blocks for CMOS-VLSI design of chaotic neural networks

Current-mode building blocks for CMOS-VLSI design of chaotic neural networks

A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference

Single chaotic neuron with time-delay

A novel current-mode non-linear feedback neural circuit for solving linear equations

Accurate CMOS implementation of PWL CNN neuron activations

A current-mode circuit of a chaotic neuron model

Chaos generators with piecewise linear trajectories

Current-mode chaotic neuron with PWL output function for travelling salesman problem

CMOS current-mode chaotic neurons

Similar Documents

Current-mode building blocks for CMOS-VLSI design of chaotic neural networks

Current-mode building blocks for CMOS-VLSI design of chaotic neural networks

A 1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference

Single chaotic neuron with time-delay

A novel current-mode non-linear feedback neural circuit for solving linear equations

Accurate CMOS implementation of PWL CNN neuron activations

A current-mode circuit of a chaotic neuron model

Chaos generators with piecewise linear trajectories

Current-mode chaotic neuron with PWL output function for travelling salesman problem

CMOS current-mode chaotic neurons