NDLI: An Active Compensator Scheme for Dynamic Voltage Scaling of Voltage Regulators

Content Provider	IEEE Xplore Digital Library
Author	Shangyang Xiao Weihong Qiu Miller, G. Wu, T.X. Batarseh, I.
Copyright Year	1986
Abstract	Dynamic voltage scaling (DVS) technique is a common industry practice in optimizing power consumption of microprocessors by dynamically altering the supply voltage under different operational modes, while maintaining the performance requirements. During DVS operation, it is desirable to position the output voltage to a new level commanded by the microprocessor (CPU) with minimum delay. However, voltage deviation and slow settling time usually exist due to large output capacitance and compensation delay in voltage regulators. Although optimal DVS can be achieved by modifying the output capacitance and compensation, this method is limited by constraints from stringent static and dynamic requirements. In this paper, the effects of output capacitance and compensation network on DVS operation are discussed in detail. An active compensator scheme is then proposed to ensure smooth transition of the output voltage without change of power stage and compensation during DVS. Simulation and experimental results are included to demonstrate the effectiveness of the proposed scheme.
Sponsorship	IEEE Power Electronics Society
Starting Page	307
Ending Page	311
Page Count	5
File Size	494601
File Format	PDF
ISSN	08858993
Volume Number	24
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-01-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dynamic voltage scaling Regulators Voltage control Virtual reality Microprocessors Capacitance Capacitors Delay effects Energy consumption Electricity supply industry voltage regulator (VR) DC–DC dynamic voltage identification (VID) dynamic voltage scaling DC--DC
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new active compensator scheme for dynamic voltage scaling in voltage regulators

Inductor coupling scheme to enhance the dynamic performance of a half-bridge DC-DC converter

VR Transient Improvement at High Slew Rate Load—Active Transient Voltage Compensator

Fast Load Transient Regulation of Low-Voltage Converters with the Low-Voltage Transient Processor

Two-stage approach for 12-V VR

Analysis of the power delivery path from the 12-V VR to the microprocessor

Power Loss Analyses for Dynamic Phase Number Control in Multiphase Voltage Regulators

The short winding path coupled inductor voltage regulators

System in Package (SiP) With Reduced Parasitic Inductance for Future Voltage Regulator

An Active Compensator Scheme for Dynamic Voltage Scaling of Voltage Regulators

Similar Documents

A new active compensator scheme for dynamic voltage scaling in voltage regulators

Inductor coupling scheme to enhance the dynamic performance of a half-bridge DC-DC converter

VR Transient Improvement at High Slew Rate Load—Active Transient Voltage Compensator

Fast Load Transient Regulation of Low-Voltage Converters with the Low-Voltage Transient Processor

Two-stage approach for 12-V VR

Analysis of the power delivery path from the 12-V VR to the microprocessor

Power Loss Analyses for Dynamic Phase Number Control in Multiphase Voltage Regulators

The short winding path coupled inductor voltage regulators

System in Package (SiP) With Reduced Parasitic Inductance for Future Voltage Regulator

An Active Compensator Scheme for Dynamic Voltage Scaling of Voltage Regulators