NDLI: Monte Carlo simulations of p- and n-channel dual-gate Si MOSFET's at the limits of scaling

Content Provider	IEEE Xplore Digital Library
Author	Frank, D.J. Laux, S.E. Fischetti, M.V.
Copyright Year	1963
Abstract	Summary form only given. Previous work which used the Monte Carlo model DAMOCLES to explore the limits of scaling for n-channel Si MOSFETs is extended to include p-channel Si MOSFETs and quantization effects in the n-channel FETs. The previously published n-channel results (see D.J. Frank et al., 1992) have been resimulated taking into account the quantization of the electrons in the very narrow channel using the quantum capabilities in DAMOCLES. Because of the double-gated structure of these devices, the quantized levels extend to well above the 1 eV achieved by hot electrons, a regime in which the full band structure ought to be used. Since quantization of the full band structure is not practical, the calculations have been carried out in both parabolic and first-order nonparabolic approximations, to evaluate the differences. The two methods differ by up to 30%, with the parabolic case showing higher currents and carrier velocities. The nonparabolic case, which is thought to be more reliable, shows a approximately 15% increase in current compared to the nonquantum simulations, and has a lower source-to-drain resistance of 0.19 Omega mm, indicative of a higher channel mobility.<>
Sponsorship	IEEE Electron Devices Society
Starting Page	2103
File Size	139392
File Format	PDF
ISSN	00189383
Volume Number	40
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-11-01
Publisher Place	U.S.A.
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET circuits Quantization CMOS technology Charge carrier processes Electrons Propagation delay Power dissipation Monte Carlo methods Thickness control Circuit simulation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Electronic, Optical and Magnetic Materials

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Monte carlo simulations of p- and n-channel dual-gate Si MOSFETs at the limits of scaling

A high speed and low power on CMOS/SOI technology

P-channel MOSFET's with ultrathin N/sub 2/O gate oxides

A hot-carrier analysis of submicrometer MOSFET's

A new recessed gate MOSFET structure with the graded source/drain

Hot-carrier-induced degradation in p-channel LDD MOSFET's

Monte Carlo study of the lateral distribution of gate current density along the channel of submicron LDD MOSFET's

Gate Currents and Device Degradation : Carrier Transport in Gate Oxides of MOSFET's

Observation of a New Hole Gate Current Component in p(+)-poly Gate p-channel MOSFET's

Monte Carlo simulations of p- and n-channel dual-gate Si MOSFET's at the limits of scaling

Similar Documents

Monte carlo simulations of p- and n-channel dual-gate Si MOSFETs at the limits of scaling

A high speed and low power on CMOS/SOI technology

P-channel MOSFET's with ultrathin N/sub 2/O gate oxides

A hot-carrier analysis of submicrometer MOSFET's

A new recessed gate MOSFET structure with the graded source/drain

Hot-carrier-induced degradation in p-channel LDD MOSFET's

Monte Carlo study of the lateral distribution of gate current density along the channel of submicron LDD MOSFET's

Gate Currents and Device Degradation : Carrier Transport in Gate Oxides of MOSFET's

Observation of a New Hole Gate Current Component in p(+)-poly Gate p-channel MOSFET's

Monte Carlo simulations of p- and n-channel dual-gate Si MOSFET's at the limits of scaling